Skip to content
View parhamsoltani's full-sized avatar

Block or report parhamsoltani

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
88 results for source starred repositories
Clear filter

Modular Multi-ported SRAM-based Memory

Verilog 27 11 Updated Nov 8, 2024

John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

C 10,297 2,100 Updated Nov 12, 2024

SDAccel Examples

C++ 355 211 Updated May 20, 2022

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.

Python 1,485 630 Updated Sep 12, 2024

Everything you need to build my Gateway ESP32 smartwatch project!

C 138 38 Updated Sep 26, 2024

This a simple PID model that use the gyroscope to measure the x,y,z and the model of control to sustain it's balance on two wheels.

C++ 5 Updated May 17, 2024

C++ Requests: Curl for People, a spiritual port of Python Requests.

C++ 6,572 934 Updated Nov 9, 2024

Xilinx ISE 14.7 in a container

Shell 5 Updated May 10, 2024

Course to get into Large Language Models (LLMs) with roadmaps and Colab notebooks.

Jupyter Notebook 38,959 4,123 Updated Jul 28, 2024

Cross platform LAN File transfer application built with Qt C++ framework

C++ 540 71 Updated Dec 4, 2021

The C++ Core Guidelines are a set of tried-and-true guidelines, rules, and best practices about coding in C++

CSS 42,808 5,438 Updated Oct 24, 2024

RF and Microwave Engineering Scikit

Python 727 288 Updated Nov 11, 2024

Digilent JTAG clone hardware + eeprom firmware (.bin)

60 23 Updated Aug 18, 2022

A 256-RISC-V-core system with low-latency access into shared L1 memory.

C 275 45 Updated Nov 11, 2024

Nitro USB FPGA core

C 83 13 Updated Mar 6, 2024

Package manager and build abstraction tool for FPGA/ASIC development

Python 1,203 245 Updated Nov 7, 2024

Source codes for the "Write your own Operating System" video-series on YouTube

C++ 737 227 Updated Apr 24, 2023

low cost software radio platform

C 6,587 1,533 Updated Aug 1, 2024

SSH3: faster and rich secure shell using HTTP/3, checkout our article here: https://arxiv.org/abs/2312.08396 and our Internet-Draft: https://datatracker.ietf.org/doc/draft-michel-ssh3/

Go 3,283 83 Updated Sep 4, 2024

GNU Radio – the Free and Open Software Radio Ecosystem

C++ 5,126 1,915 Updated Nov 8, 2024

TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instruments.

Python 53 8 Updated Nov 2, 2024
Python 23 1 Updated Oct 10, 2023

Verilog evaluation benchmark for large language model

SystemVerilog 176 26 Updated Aug 21, 2024

A curated list of awesome MicroPython libraries, frameworks, software and resources.

HTML 1,413 178 Updated Nov 6, 2024

RISC-V Embedded Processor for Approximate Computing

Verilog 118 81 Updated Nov 2, 2024

100 Days of RTL

SystemVerilog 332 99 Updated Aug 15, 2024
Jupyter Notebook 401 159 Updated Sep 10, 2024

A python script to merge ESP32 binary files into one

Python 33 13 Updated Oct 27, 2021

AI Model Zoo for STM32 devices

C 298 72 Updated Sep 16, 2024
Next