{"payload":{"header_redesign_enabled":false,"results":[{"id":"47992542","archived":false,"color":"#b2b7f8","followers":1594,"has_funding_file":false,"hl_name":"pConst/basic_verilog","hl_trunc_description":"Must-have verilog systemverilog modules","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":47992542,"name":"basic_verilog","owner_id":949988,"owner_login":"pConst","updated_at":"2024-07-06T07:59:04.359Z","has_issues":true}},"sponsorable":false,"topics":["spi-interface","fpga","hls","encoder","delay","tcl","verilog","debounce","xilinx","synchronizer","uart","altera","uart-verilog","fifo","pwm","uart-protocol","spi-master","uart-controller","uart-tx","uart-receiver"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ApConst%252Fbasic_verilog%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/pConst/basic_verilog/star":{"post":"dWQPltvriYPHas-SseXfzLny4boEoSSP2DHhony14sTJ5V11y-xZjDulrqBNW3o6woq8N0UR5pG8miYtAcOLEw"},"/pConst/basic_verilog/unstar":{"post":"mmeJ5eukOYnAlEsbfLH-v1SgtQ3O5Fvj-_su6v7Pzc5frcJhZ_akMeuwf-vhMVeCsPBMuk4aNKw4OxEeQy8Pwg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"H0Q2QQlOjsTCwVuSTXrlQzGvQlRv0fUMeaVut5gPRJdC7y5JKLmBBI8V_JHu_ufmoDsv7gXyJmJh7PLpa-Ep5Q"}}},"title":"Repository search results"}