{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"spack","owner":"daxzio","isFork":true,"description":"A flexible package manager that supports multiple versions, configurations, platforms, and compilers.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2225,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-16T21:00:09.266Z"}},{"type":"Public","name":"cocotb","owner":"daxzio","isFork":true,"description":"cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":498,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-15T20:00:22.295Z"}},{"type":"Public","name":"riscv-gnu-toolchain","owner":"daxzio","isFork":true,"description":"GNU toolchain for RISC-V, including GCC","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1121,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-15T11:00:27.070Z"}},{"type":"Public","name":"cocotbext-spi","owner":"daxzio","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":8,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-12T10:35:36.705Z"}},{"type":"Public","name":"myhdl","owner":"daxzio","isFork":true,"description":"The MyHDL development repository","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":248,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-07T19:01:09.411Z"}},{"type":"Public","name":"verilog-axis","owner":"daxzio","isFork":true,"description":"Verilog AXI stream components for FPGA implementation","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":218,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-07T05:00:46.106Z"}},{"type":"Public","name":"jtaglet","owner":"daxzio","isFork":true,"description":"Easy-to-use JTAG TAP and Debug Controller core written in Verilog","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":8,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-06T21:12:15.857Z"}},{"type":"Public","name":"Cores-VeeR-EL2","owner":"daxzio","isFork":true,"description":"VeeR EL2 Core","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":71,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-19T07:01:09.774Z"}},{"type":"Public","name":"cocotb-bus","owner":"daxzio","isFork":true,"description":"Pre-packaged testbenching tools and reusable bus interfaces for cocotb","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":36,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-18T20:04:19.807Z"}},{"type":"Public","name":"pyopenproject","owner":"daxzio","isFork":true,"description":"Python library to interact with OpenProject API.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":24,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-17T20:06:28.396Z"}},{"type":"Public","name":"grlib-gpl-mirror","owner":"daxzio","isFork":true,"description":"Git mirror of Gaisler's GRLIB/LEON3/LEON5/NOELV releases","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":8,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-16T18:01:27.769Z"}},{"type":"Public","name":"edatrials","owner":"daxzio","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-01T14:49:30.424Z"}},{"type":"Public","name":"picorv32","owner":"daxzio","isFork":true,"description":"PicoRV32 - A Size-Optimized RISC-V CPU","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":742,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-30T22:55:48.707Z"}},{"type":"Public","name":"verilog-axi","owner":"daxzio","isFork":true,"description":"Verilog AXI components for FPGA implementation","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":427,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-24T13:15:21.132Z"}},{"type":"Public","name":"axi_mem2p","owner":"daxzio","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-24T07:31:18.472Z"}},{"type":"Public","name":"VexRiscv","owner":"daxzio","isFork":true,"description":"A FPGA friendly 32 bit RISC-V CPU implementation","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":399,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-21T10:01:03.139Z"}},{"type":"Public","name":"yosys","owner":"daxzio","isFork":true,"description":"Yosys Open SYnthesis Suite","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":865,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-08T21:25:13.862Z"}},{"type":"Public","name":"cocotb-daxzio","owner":"daxzio","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T11:33:43.190Z"}},{"type":"Public","name":"cocotbext-dvi","owner":"daxzio","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T14:10:27.440Z"}},{"type":"Public","name":"vivado-library","owner":"daxzio","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":347,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-22T01:01:11.404Z"}},{"type":"Public","name":"VeeRwolf","owner":"daxzio","isFork":true,"description":"FuseSoC-based SoC for SweRV EH1","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":64,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-02T09:01:03.762Z"}},{"type":"Public","name":"cocotbext-i2c","owner":"daxzio","isFork":true,"description":"I2C models for cocotb","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-11T15:19:55.014Z"}},{"type":"Public","name":"pyftdi","owner":"daxzio","isFork":true,"description":"FTDI device driver written in pure Python","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":211,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-10T08:01:34.471Z"}},{"type":"Public","name":"ast-comments","owner":"daxzio","isFork":true,"description":"Extension to the built-in ast module. Finds comments in source code and adds them to the parsed tree.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":10,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-26T16:00:59.837Z"}},{"type":"Public","name":"rocket-chip","owner":"daxzio","isFork":true,"description":"Rocket Chip Generator","allTopics":[],"primaryLanguage":{"name":"Scala","color":"#c22d40"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1104,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-20T22:00:54.370Z"}},{"type":"Public","name":"sby","owner":"daxzio","isFork":true,"description":"SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":73,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-12T00:00:20.425Z"}},{"type":"Public","name":"verilog-ethernet","owner":"daxzio","isFork":true,"description":"Verilog Ethernet components for FPGA implementation","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":650,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-17T17:04:04.131Z"}},{"type":"Public","name":"setup-eda","owner":"daxzio","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-16T12:55:03.661Z"}},{"type":"Public","name":"cocotbext-wishbone","owner":"daxzio","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":11,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-14T22:56:09.933Z"}},{"type":"Public","name":"cudd","owner":"daxzio","isFork":true,"description":"CUDD: CU Decision Diagram package - unofficial git mirror of <a href=\"https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/CUDD/html/index.html\" rel=\"nofollow\">https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/CUDD/html/index.html</a> (intro: <a href=\"https://web.archive.org/web/20150215010018/http://vlsi.colorado.edu/~fabio/CUDD/cuddIntro.html\" rel=\"nofollow\">https://web.archive.org/web/20150215010018/http://vlsi.colorado.edu/~fabio/CUDD/cuddIntro.html</a>)","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":65,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-07T00:41:35.942Z"}}],"repositoryCount":48,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"daxzio repositories"}