{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"ece4750-sec0405","owner":"cornell-ece4750","isFork":true,"description":"ECE 4750 Section 4 and 5: Lab 2 Head Start","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-29T16:24:33.093Z"}},{"type":"Public","name":"ece4750-sec-bug-a-palooza","owner":"cornell-ece4750","isFork":true,"description":"ECE 4750 Section 6: Bug-a-palooza","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-29T13:02:49.721Z"}},{"type":"Public","name":"ece4750-sec04-proc","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 4: Lab 2 Head Start","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-22T14:13:06.093Z"}},{"type":"Public","name":"ece4750-sec03-verilator","owner":"cornell-ece4750","isFork":true,"description":"ECE 4750 Section 3: RTL Testing with Verilator","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-08T13:40:40.139Z"}},{"type":"Public","name":"ece4750-sec03-pymtl","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 3: RTL Testing with Python","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-08T01:21:38.139Z"}},{"type":"Public","name":"ece4750-sec02-verilog","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 2: RTL Design with Verilog","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-07T20:44:59.781Z"}},{"type":"Public","name":"ece4750-sec01-linux","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 1: Linux Development Environment","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":42,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-23T15:34:51.996Z"}},{"type":"Public","name":"ece4750-sec12-net","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 12: Networks","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-02T03:25:59.993Z"}},{"type":"Public","name":"ece4750-sec11-sys","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 11: Lab 4 Head Start","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-21T04:45:19.107Z"}},{"type":"Public","name":"ece4750-sec08-mem","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 8: Lab 3 Head Start","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-02T04:41:47.667Z"}},{"type":"Public","name":"ece4750-sec09-mem-rtest-queues","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 9: Memory Random Testing and Queues","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-28T18:15:24.166Z"}},{"type":"Public","name":"ece4750-sec05-bug-hunt","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Section 5: Bug Hunt","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-24T01:40:59.721Z"}},{"type":"Public","name":"ece4750-tut2-git","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Tutorial 2: Git Distributed Version Control System","allTopics":[],"primaryLanguage":null,"pullRequestCount":8,"issueCount":0,"starsCount":5,"forksCount":298,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-07T02:28:35.046Z"}},{"type":"Public","name":"ece4750-tut3-verilog","owner":"cornell-ece4750","isFork":false,"description":"ECE 4750 Tutorial 3: Verilog Hardware Description Language","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":84,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-01T13:59:45.428Z"}}],"repositoryCount":14,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"cornell-ece4750 repositories"}