-
Notifications
You must be signed in to change notification settings - Fork 110
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Production Timecard: bad termination on FPGA JTAG with USB #90
Comments
@julianstj1 did we address this? |
This is on the production card, and the USB interface worked when we tested it, but definitely this double termination should not be there. If we ever have another BOM change on there, I will add this on, thanks for the great catch! |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Ref. schematic R4006-G0001-03-SC-REV02.pdf
If using the USB interface (FT432, sht. 24), the FPGA JTAG signals are double-terminated by resistors shown at sht. 24, zone B11:
and sht. 10, zone J4.
by way of the mux'ing shown on sht. 24 "JTAG/SPI_MASTER_SEL".
The text was updated successfully, but these errors were encountered: