-
Notifications
You must be signed in to change notification settings - Fork 56
/
cfe_psp_eeprom_direct.c
364 lines (334 loc) · 7.46 KB
/
cfe_psp_eeprom_direct.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
/*
** GSC-18128-1, "Core Flight Executive Version 6.7"
**
** Copyright (c) 2006-2019 United States Government as represented by
** the Administrator of the National Aeronautics and Space Administration.
** All Rights Reserved.
**
** Licensed under the Apache License, Version 2.0 (the "License");
** you may not use this file except in compliance with the License.
** You may obtain a copy of the License at
**
** https://www.apache.org/licenses/LICENSE-2.0
**
** Unless required by applicable law or agreed to in writing, software
** distributed under the License is distributed on an "AS IS" BASIS,
** WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
** See the License for the specific language governing permissions and
** limitations under the License.
*/
/*
** File : cfe_psp_eeprom.c
**
** Author : Ezra Yeheskeli
**
** Purpose:
** This file contains some of the OS APIs abstraction layer.
** It contains the processor architecture specific calls.
**
** 16-Nov-2003 Ezra Yeheskeli
** - First Creation.
**
*/
/*
** Include section
*/
#include <stdio.h>
#include "cfe_psp.h"
#include "cfe_psp_module.h"
CFE_PSP_MODULE_DECLARE_SIMPLE(eeprom_direct);
void eeprom_direct_Init(uint32 PspModuleId)
{
/* Inform the user that this module is in use */
printf("CFE_PSP: Using DIRECT memory mapped EEPROM implementation\n");
}
/*
** global memory
*/
/*
** Name: CFE_PSP_EepromWrite32
**
** Purpose:
**
** Assumptions and Notes:
**
** Parameters:
**
** Global Inputs: None
**
** Global Outputs: None
**
**
** Return Values:
** CFE_PSP_SUCCESS
** CFE_PSP_ERROR_TIMEOUT write operation did not go through after a specific
** timeout.
** CFE_PSP_ERROR_ADD_MISALIGNED The Address is not aligned to 16 bit addressing
** scheme.
*/
int32 CFE_PSP_EepromWrite32(cpuaddr MemoryAddress, uint32 uint32Value)
{
uint32 ret_value = CFE_PSP_SUCCESS;
/* check 32 bit alignment */
if (MemoryAddress & 0x00000003)
{
return (CFE_PSP_ERROR_ADDRESS_MISALIGNED);
}
/* make the Write */
*((uint32 *)MemoryAddress) = uint32Value;
return (ret_value);
}
/*
** Name: CFE_PSP_EepromWrite16
**
** Purpose:
**
** Assumptions and Notes:
**
** Parameters:
**
** Global Inputs: None
**
** Global Outputs: None
**
**
** Return Values:
** CFE_PSP_SUCCESS
** CFE_PSP_ERROR_TIMEOUT write operation did not go through after a specific
** timeout.
** CFE_PSP_ERROR_ADD_MISALIGNED The Address is not aligned to 16 bit addressing
** scheme.
*/
int32 CFE_PSP_EepromWrite16(cpuaddr MemoryAddress, uint16 uint16Value)
{
uint32 write32;
uint32 temp32;
uint32 aligned_address;
/*
** check 16 bit alignment , check the 1st lsb
*/
if (MemoryAddress & 0x00000001)
{
return (CFE_PSP_ERROR_ADDRESS_MISALIGNED);
}
temp32 = uint16Value;
#ifdef SOFTWARE_LITTLE_BIT_ORDER
/*
** Implementation for Little Endian architectures ( x86 )
*/
/*
** check the 2nd lsb to see if it's the 1st or 2nd 16 bit word
*/
if ((MemoryAddress & 0x00000002))
{
/*
** writing the 16 high bit order of 32 bit field
*/
aligned_address = MemoryAddress - 2;
CFE_PSP_MemRead32(aligned_address, &write32);
write32 = (write32 & 0x0000FFFF) | (temp32 << 16);
}
else
{
/*
** writing the 16 low bit order of 32 bit field
*/
aligned_address = MemoryAddress;
CFE_PSP_MemRead32(aligned_address, &write32);
write32 = (write32 & 0xFFFF0000) | (temp32);
}
#else
/*
** Implementation for Big Endian architectures (PPC, Coldfire )
*/
/*
** check the 2nd lsb to see if it's the 1st or 2nd 16 bit word
*/
if ((MemoryAddress & 0x00000002))
{
/*
** writing the 16 high bit order of 32 bit field
*/
aligned_address = MemoryAddress - 2;
CFE_PSP_MemRead32(aligned_address, &write32);
write32 = (write32 & 0xFFFF0000) | (temp32);
}
else
{
/*
** writing the 16 low bit order of 32 bit field
*/
aligned_address = MemoryAddress;
CFE_PSP_MemRead32(aligned_address, &write32);
write32 = (write32 & 0x0000FFFF) | (temp32 << 16);
}
#endif
return (CFE_PSP_EepromWrite32(aligned_address, write32));
}
/*
** Name: CFE_PSP_EepromWrite8
**
** Purpose:
**
** Assumptions and Notes:
**
** Parameters:
**
** Global Inputs: None
**
** Global Outputs: None
**
**
** Return Values:
** CFE_PSP_SUCCESS
** CFE_PSP_ERROR_TIMEOUT write operation did not go through after a specific
** timeout.
*/
int32 CFE_PSP_EepromWrite8(cpuaddr MemoryAddress, uint8 ByteValue)
{
uint32 aligned_address;
uint16 write16, temp16;
temp16 = ByteValue;
#ifdef SOFTWARE_LITTLE_BIT_ORDER
/*
** Implementation for Little Endian architectures ( x86 )
*/
/*
** check the 1st lsb
*/
if (MemoryAddress & 0x00000001)
{
/*
** writing the 8 high bit order of 16 bit field
*/
aligned_address = MemoryAddress - 1;
CFE_PSP_MemRead16(aligned_address, &write16);
write16 = (write16 & 0x00FF) | (temp16 << 8);
}
else
{
/*
** writing the 8 low bit order of 16 bit field
*/
aligned_address = MemoryAddress;
CFE_PSP_MemRead16(aligned_address, &write16);
write16 = (temp16) | (write16 & 0xFF00);
}
#else
/*
** Implementation for Big Endian architectures (PPC, Coldfire )
*/
/*
** check the 1st lsb
*/
if (MemoryAddress & 0x00000001)
{
/*
** writing the 8 high bit order of 16 bit field
*/
aligned_address = MemoryAddress - 1;
CFE_PSP_MemRead16(aligned_address, &write16);
write16 = (write16 & 0xFF00) | (temp16);
}
else
{
/*
** writing the 8 low bit order of 16 bit field
*/
aligned_address = MemoryAddress;
CFE_PSP_MemRead16(aligned_address, &write16);
write16 = (temp16 << 8) | (write16 & 0x00FF);
}
#endif
return (CFE_PSP_EepromWrite16(aligned_address, write16));
}
/*
** Name: CFE_PSP_EepromWriteEnable
**
** Purpose:
** Eable the eeprom for write operation
**
** Assumptions and Notes:
**
** Parameters:
** Bank: Which bank of EEPROM
**
** Global Inputs: None
**
** Global Outputs: None
**
**
** Return Values:
** CFE_PSP_SUCCESS
*/
int32 CFE_PSP_EepromWriteEnable(uint32 Bank)
{
return (CFE_PSP_SUCCESS);
}
/*
** Name: CFE_PSP_EepromWriteDisable
**
** Purpose:
** Disable the eeprom from write operation
**
** Assumptions and Notes:
**
** Parameters:
** Bank: Which bank of EEPROM
**
** Global Inputs: None
**
** Global Outputs: None
**
**
** Return Values:
** CFE_PSP_SUCCESS
*/
int32 CFE_PSP_EepromWriteDisable(uint32 Bank)
{
return (CFE_PSP_SUCCESS);
}
/*
** Name: CFE_PSP_EepromPowerUp
**
** Purpose:
** Power up the eeprom
** Assumptions and Notes:
**
** Parameters:
** Bank: Which bank of EEPROM
**
** Global Inputs: None
**
** Global Outputs: None
**
**
** Return Values:
** CFE_PSP_SUCCESS
*/
int32 CFE_PSP_EepromPowerUp(uint32 Bank)
{
return (CFE_PSP_SUCCESS);
}
/*
** Name: CFE_PSP_EepromPowerDown
**
** Purpose:
** Power down the eeprom
** Assumptions and Notes:
**
** Parameters:
** Bank: Which bank of EEPROM
**
** Global Inputs: None
**
** Global Outputs: None
**
**
** Return Values:
** CFE_PSP_SUCCESS
*/
int32 CFE_PSP_EepromPowerDown(uint32 Bank)
{
return (CFE_PSP_SUCCESS);
}