Skip to content
View mineiwik's full-sized avatar
3 followers · 3 following

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Achievements

Achievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Organizations

@dsg-jam
Block or Report

Block or report mineiwik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (1)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated
Beta Lists are currently in beta. Share feedback and report bugs.

Stars

Type: All
Language: Verilog
Sort by: Most stars
3 stars written in Verilog
Clear filter

The-OpenROAD-Project / OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,428 499 Updated Jul 10, 2024

ZipCPU / zipcpu

A small, light weight, RISC CPU soft core

Verilog 1,228 152 Updated Jul 1, 2024

FPGAwars / apio

🌱 Open source ecosystem for open FPGA boards

Verilog 779 131 Updated Jun 24, 2024