- Protocol of input and output are AXI4-Stream
- IP core made by this code can run close to 1pix/clock because of pipeline processing
- You can make other image processing module that are like sequential access based on this code design
- This road tile is used in FPT2018 FPGA Design Competition.