{"payload":{"header_redesign_enabled":false,"results":[{"id":"67869229","archived":false,"color":"#adb2cb","followers":4,"has_funding_file":false,"hl_name":"lucasasselli/DLX","hl_trunc_description":"VHDL DLX processor","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":67869229,"name":"DLX","owner_id":11899876,"owner_login":"lucasasselli","updated_at":"2016-11-30T10:11:06.627Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Alucasasselli%252FDLX%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/lucasasselli/DLX/star":{"post":"618N7APHRCNR2GomADuEdcgCu3PYV80R7QPA4kk7O3bMgwgWC6hDYU2k0jvICnzO75n5272L3BUPKeztCEjwPw"},"/lucasasselli/DLX/unstar":{"post":"qWduD-AWkrDJcci9I18TWL2jyw1UOFrOt3CjjqfNxkxUny3guDsLBxFoopj1Rl0KB7PkTx2VYr9klZThLmUSGQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"CM8gEmORb0CHF2qK6V8c0H3mucEv_tXMtoqnTIuqULxN-Dehyl5fIog5Z9as9XuJ4flrCsIXs0ndDforqQTfiw"}}},"title":"Repository search results"}