{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":308409120,"defaultBranch":"master","name":"fofb-ctrl-gw","ownerLogin":"lnls-dig","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2020-10-29T17:59:00.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/11988332?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1716054804.0","currentOid":""},"activityList":{"items":[{"before":"4ee6a32cf6f9ba0f5299b0ca58286bcb2419794c","after":"d87f95ffacdf4bfc92266bcf2daeee188653d1bc","ref":"refs/heads/devel","pushedAt":"2024-05-18T17:51:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"afc_ref_fofb_ctrl_gen.vhd: remove unused constant\n\nThis constant should be removed when DCC acquisition cores were removed\n(10600943).","shortMessageHtmlLink":"afc_ref_fofb_ctrl_gen.vhd: remove unused constant"}},{"before":"6d2fc6a458049eeb8c021b8a9dae1da78bf7308f","after":"3e794a6983833b9e8cabc4fe11a091bbe1d8bbaf","ref":"refs/heads/master","pushedAt":"2024-05-18T17:48:23.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"Merge branch 'devel'","shortMessageHtmlLink":"Merge branch 'devel'"}},{"before":"2bf44cd5468c1bab727aa1d9276751c3825a7506","after":"6d2fc6a458049eeb8c021b8a9dae1da78bf7308f","ref":"refs/heads/master","pushedAt":"2024-05-17T19:58:45.000Z","pushType":"push","commitsCount":27,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"Merge branch 'devel'","shortMessageHtmlLink":"Merge branch 'devel'"}},{"before":"4ee6a32cf6f9ba0f5299b0ca58286bcb2419794c","after":null,"ref":"refs/heads/fix-shaper-filt-regs","pushedAt":"2024-05-17T19:46:57.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"}},{"before":"06199ee54b4c55875eeeb8616a4ae1241ddc7cb3","after":"4ee6a32cf6f9ba0f5299b0ca58286bcb2419794c","ref":"refs/heads/devel","pushedAt":"2024-05-17T18:49:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"xwb_fofb_shaper_filt.vhd: fix wrong internal sizes\n\nAlthough the ABI supports up to 10 biquads, internal signals were sized\nto hold g_NUM_BIQUADS coefficients only. This can lead to wrong register\naccesses depending on the dimensions. So, proper size these signals to\navoid this.","shortMessageHtmlLink":"xwb_fofb_shaper_filt.vhd: fix wrong internal sizes"}},{"before":"1a8d93017ae83875b8d4ce79a933f9bf296de508","after":"4ee6a32cf6f9ba0f5299b0ca58286bcb2419794c","ref":"refs/heads/fix-shaper-filt-regs","pushedAt":"2024-05-17T17:13:07.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"xwb_fofb_shaper_filt.vhd: fix wrong internal sizes\n\nAlthough the ABI supports up to 10 biquads, internal signals were sized\nto hold g_NUM_BIQUADS coefficients only. This can lead to wrong register\naccesses depending on the dimensions. So, proper size these signals to\navoid this.","shortMessageHtmlLink":"xwb_fofb_shaper_filt.vhd: fix wrong internal sizes"}},{"before":null,"after":"1a8d93017ae83875b8d4ce79a933f9bf296de508","ref":"refs/heads/fix-shaper-filt-regs","pushedAt":"2024-05-17T17:02:43.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"xwb_fofb_shaper_filt.vhd: fix wrong internal sizes\n\nAlthough the ABI supports up to 10 biquads, internal signals were sized\nto hold g_NUM_BIQUADS coefficients only. This can lead to wrong register\naccesses depending on the dimensions. So, proper size these signals.","shortMessageHtmlLink":"xwb_fofb_shaper_filt.vhd: fix wrong internal sizes"}},{"before":"3d02cf9647b307eed3ed05778bfe4261e24e456d","after":null,"ref":"refs/heads/update-rtm-lamp-submodule","pushedAt":"2024-05-10T16:38:23.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"}},{"before":"87b28e9e50208bc3feb59fade320d215f889d1fb","after":"06199ee54b4c55875eeeb8616a4ae1241ddc7cb3","ref":"refs/heads/devel","pushedAt":"2024-05-10T16:38:19.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"Update rtm-lamp-gw submodule\n\nInclude fixes for the CDC logic in the ADC clock counter.","shortMessageHtmlLink":"Update rtm-lamp-gw submodule"}},{"before":"4e75cff96cb52257b718c71352e4e2a9db6f5664","after":null,"ref":"refs/heads/update-afc-gw-remove-afcv3","pushedAt":"2024-05-10T13:36:56.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"}},{"before":"755e43e75d4448d3a0dc0b145f0538eb07d85156","after":"87b28e9e50208bc3feb59fade320d215f889d1fb","ref":"refs/heads/devel","pushedAt":"2024-05-10T13:36:49.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"Update afc-gw submodule to replace rs232_syscon with xwb_master_uart\n\nThe rs232_syscon core is hard to use from a software perspective, and\nit had some bug that caused frequent hangs during usage.\nxwb_master_uart is a much simpler implementation solves these issues.","shortMessageHtmlLink":"Update afc-gw submodule to replace rs232_syscon with xwb_master_uart"}},{"before":"f0845c5f42ee4202b1e7ca867b0c6f60bab692da","after":"4e75cff96cb52257b718c71352e4e2a9db6f5664","ref":"refs/heads/update-afc-gw-remove-afcv3","pushedAt":"2024-05-10T13:26:15.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update afc-gw submodule to replace rs232_syscon with xwb_master_uart\n\nThe rs232_syscon core is hard to use from a software perspective, and\nit had some bug that caused frequent hangs during usage.\nxwb_master_uart is a much simpler implementation solves these issues.","shortMessageHtmlLink":"Update afc-gw submodule to replace rs232_syscon with xwb_master_uart"}},{"before":null,"after":"3d02cf9647b307eed3ed05778bfe4261e24e456d","ref":"refs/heads/update-rtm-lamp-submodule","pushedAt":"2024-05-08T20:16:54.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update rtm-lamp-gw submodule\n\nInclude fixes for the CDC logic in the ADC clock counter.","shortMessageHtmlLink":"Update rtm-lamp-gw submodule"}},{"before":null,"after":"f0845c5f42ee4202b1e7ca867b0c6f60bab692da","ref":"refs/heads/update-afc-gw-remove-afcv3","pushedAt":"2024-05-07T19:55:15.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update afc-gw submodule to replace rs232_syscon with xwb_master_uart\n\nThe rs232_syscon core is hard to use from a software perspective, and\nit had some bug that caused frequent hangs during usage.\nxwb_master_uart is a much simpler implementation solves these issues.","shortMessageHtmlLink":"Update afc-gw submodule to replace rs232_syscon with xwb_master_uart"}},{"before":"ee5d2c77e01dcc2db530b21545dddc0f45997b3c","after":null,"ref":"refs/heads/fix-constraints-update-ips","pushedAt":"2024-05-07T12:44:45.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"}},{"before":"64c5bf1b409a9f4749f265178d04ac0607b54991","after":"755e43e75d4448d3a0dc0b145f0538eb07d85156","ref":"refs/heads/devel","pushedAt":"2024-05-07T12:44:40.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"Update DCC and infra-cores submodules, optimize timing further\n\nUpdate CommsCtrlFPGA and infra-cores submodules to include the updated\nxci IP cores for Vivado 2022.2, add the ExtraTimingOpt flag to make\ntiming closure possible.","shortMessageHtmlLink":"Update DCC and infra-cores submodules, optimize timing further"}},{"before":"d81274f92c9fc3843d31fb140dfcf56a40ab09e3","after":"ee5d2c77e01dcc2db530b21545dddc0f45997b3c","ref":"refs/heads/fix-constraints-update-ips","pushedAt":"2024-04-23T17:04:27.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update DCC and infra-cores submodules, optimize timing further\n\nUpdate CommsCtrlFPGA and infra-cores submodules to include the updated\nxci IP cores for Vivado 2022.2, add the ExtraTimingOpt flag to make\ntiming closure possible.","shortMessageHtmlLink":"Update DCC and infra-cores submodules, optimize timing further"}},{"before":null,"after":"d81274f92c9fc3843d31fb140dfcf56a40ab09e3","ref":"refs/heads/fix-constraints-update-ips","pushedAt":"2024-04-23T16:15:34.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"augustofg","name":"Augusto Fraga Giachero","path":"/augustofg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/8903198?s=80&v=4"},"commit":{"message":"Update DCC and infra-cores submodules, optimize timing further\n\nUpdate CommsCtrlFPGA and infra-cores submodules to include the updated\nxci IP cores for Vivado 2022.2, add the ExtraTimingOpt flag to make\ntiming closure possible.","shortMessageHtmlLink":"Update DCC and infra-cores submodules, optimize timing further"}},{"before":"64c5bf1b409a9f4749f265178d04ac0607b54991","after":null,"ref":"refs/heads/shaper-filt","pushedAt":"2024-04-22T11:30:10.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"}},{"before":"5e0fab74e90d927985cfdc2388c9dfb3e81e8023","after":"64c5bf1b409a9f4749f265178d04ac0607b54991","ref":"refs/heads/devel","pushedAt":"2024-04-22T11:30:04.000Z","pushType":"push","commitsCount":15,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_ctrl_pkg.vhd: first stable release of FOFB_SHAPER_REGS' ABI","shortMessageHtmlLink":"fofb_ctrl_pkg.vhd: first stable release of FOFB_SHAPER_REGS' ABI"}},{"before":"994918b0b5205b71b46b32f8436ecf91231510db","after":"64c5bf1b409a9f4749f265178d04ac0607b54991","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-19T19:37:36.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_ctrl_pkg.vhd: first stable release of FOFB_SHAPER_REGS' ABI","shortMessageHtmlLink":"fofb_ctrl_pkg.vhd: first stable release of FOFB_SHAPER_REGS' ABI"}},{"before":"8341d78bc5107fa2251b11c2e378a6a7ab5f4d95","after":"994918b0b5205b71b46b32f8436ecf91231510db","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-19T19:07:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"xwb_fofb_shaper_filt/nvc: add support to NVC simulator\n\nWe're evaluating NVC [1] simulator.\n\n[1] https://github.com/nickg/nvc","shortMessageHtmlLink":"xwb_fofb_shaper_filt/nvc: add support to NVC simulator"}},{"before":"b0d2d67f7e30ca06d1bb0579015e3ff8d7995d46","after":"8341d78bc5107fa2251b11c2e378a6a7ab5f4d95","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-19T18:50:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_shaper_filt: move constants to the top level\n\nWe used to define constants in packages for constraining dimensions of\narray types, which was required by VHDL standards older than 2008's. We\nuse VHDL 2008 now, so array types can be unconstrainedly defined and\nthese constants can be moved to the top level file.","shortMessageHtmlLink":"fofb_shaper_filt: move constants to the top level"}},{"before":"403fbea2d93b5cb62faf4f3d0d97247d7430be41","after":"b0d2d67f7e30ca06d1bb0579015e3ff8d7995d46","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-18T20:21:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_shaper_filt: change severity from ERROR to FAILURE\n\nCritial assertions should have its severity set to FAILURE so\nsynthesis/simulation breaks if it fails.\n\nThe argument '--assert-level=error' to ghdl isn't needed anymore.","shortMessageHtmlLink":"fofb_shaper_filt: change severity from ERROR to FAILURE"}},{"before":"4a14de200e3c924cda8239a0b26d35b7aa7557b0","after":"403fbea2d93b5cb62faf4f3d0d97247d7430be41","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-18T19:52:48.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_shaper_filt: use number of biquads to define order\n\nInstead of defining the maximum order, use a generic to define the\nnumber of internal biquads (the order is twice this value). This\nsimplifies things since we can use it directly (i.e. no intermediate\ncomputation) for defining internal dimensions, number of iterations etc.\n\nNOTE: The ABI was broken. The register 'max_filt_order' was changed to\n      'num_biquads'.","shortMessageHtmlLink":"fofb_shaper_filt: use number of biquads to define order"}},{"before":"91b303d3907707f459e486ace41e98df62b83647","after":"4a14de200e3c924cda8239a0b26d35b7aa7557b0","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-18T19:48:08.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_shaper_filt: use number of biquads to define order\n\nInstead of defining the maximum order, use a generic to define the\nnumber of internal biquads (the order is twice this value). This\nsimplifies things since we can use it directly (i.e. no intermediate\ncomputation) for defining internal dimensions, number of iterations etc.\n\nNOTE: The ABI was broken. The register 'max_filt_order' was changed to\n      'num_biquads'.","shortMessageHtmlLink":"fofb_shaper_filt: use number of biquads to define order"}},{"before":"c3e105d7c6954547a5ecb0f35c86d1f8f8ba77bc","after":"91b303d3907707f459e486ace41e98df62b83647","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-15T20:10:24.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_shaper_filt_pkg.vhd: reduce maximum filter order\n\nEven with the optimizations from the latest commits, synthesis can't\nclose timing.\n\nBy now, the two options we found that solve this issue are:\n\n  1. Reduce the number of supported channels from 12 to 8.\n  2. Reduce the maximum filter order from 10 to 8.\n\nWe picked option 2:\nAlthough current operation doesn't require more than 8 channels, we want\nto keep those 4 extras as a backup for any malfuction. Also, we\ncurrently don't have a real demand for {9,10}th order filters.\n\nThe testbench files changed accordingly.","shortMessageHtmlLink":"fofb_shaper_filt_pkg.vhd: reduce maximum filter order"}},{"before":"a23ba68b1b9197dbc593496f574ea829f462506b","after":"c3e105d7c6954547a5ecb0f35c86d1f8f8ba77bc","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-15T20:05:57.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"fofb_shaper_filt_pkg.vhd: reduce maximum filter order\n\nEven with the optimizations from the latest commits, synthesis can't\nclose timing.\n\nBy now, the two options we found that solve this issue are:\n\n  1. Reduce the number of supported channels from 12 to 8.\n  2. Reduce the maximum filter order from 10 to 8.\n\nWe picked option 2:\nAlthough current operation doesn't require more than 8 channels, we want\nto keep those 4 extras as a backup for any malfuction. Also, we\ncurrently don't have a real demand for {9,10}th order filters.","shortMessageHtmlLink":"fofb_shaper_filt_pkg.vhd: reduce maximum filter order"}},{"before":"beefcc99e560c783316dd39407202645cf5e9a6e","after":"a23ba68b1b9197dbc593496f574ea829f462506b","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-15T18:06:40.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"TMP fofb_shaper_filt_pkg.vhd: reduce maximum filter order\n\nEven with the optimizations from the latest commits, synthesis can't\nclose timing.\n\nBy now, the two options we found that solve this issue are:\n\n  1. Reduce the number of supported channels from 12 to 8.\n  2. Reduce the maximum filter order from 10 to 8.\n\nWe picked option 2:\nAlthough current operation doesn't require more than 8 channels, we want\nto keep those 4 extras as a backup for any malfuction. Also, we\ncurrently don't have a real demand for {9,10}th order filters.","shortMessageHtmlLink":"TMP fofb_shaper_filt_pkg.vhd: reduce maximum filter order"}},{"before":"66ab9c40f4bd196611b905f0c3c5e0b591c544ff","after":"beefcc99e560c783316dd39407202645cf5e9a6e","ref":"refs/heads/shaper-filt","pushedAt":"2024-04-11T13:16:25.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"guilhermerc","name":"Guilherme Ricioli","path":"/guilhermerc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/22827202?s=80&v=4"},"commit":{"message":"cheby: don't instantiate RAM for coeffs\n\nInstead of instantiating a \"shadow\" RAM for holding the coefficients,\nsimply access'em through a RAM interface. This optmizes resource usage\nand might ease timing closure.\n\nNOTE: The ABI wasn't broken. The only thing that's changed is the\n      removal of the control register (no need to effectivate the\n      coefficients anymore).","shortMessageHtmlLink":"cheby: don't instantiate RAM for coeffs"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAETbm7NQA","startCursor":null,"endCursor":null}},"title":"Activity · lnls-dig/fofb-ctrl-gw"}