Skip to content
View laotie's full-sized avatar

Block or report laotie

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

4 stars written in Verilog
Clear filter
Verilog 1,195 254 Updated Oct 1, 2024

OpenXuantie - OpenC910 Core

Verilog 1,143 302 Updated Jun 28, 2024

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端…

Verilog 577 95 Updated Sep 15, 2023

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Verilog 301 62 Updated Dec 27, 2023