New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

OE line of level translator tied to wrong level #1

Closed

jawsper opened this issue Mar 15, 2020 · 0 comments

Owner

jawsper commented Mar 15, 2020 •

edited

Loading

The OE line (11) of U3 is tied to VCC which disables the chip.
It should be tied to either GND or a GPIO instead.

jawsper closed this as completed in

79d1636

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment