{"payload":{"header_redesign_enabled":false,"results":[{"id":"258472844","archived":false,"color":"#DAE1C2","followers":11,"has_funding_file":false,"hl_name":"fcayci/sv-digital-design","hl_trunc_description":"SystemVerilog examples for a digital design course","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":258472844,"name":"sv-digital-design","owner_id":103150,"owner_login":"fcayci","updated_at":"2021-03-30T10:06:54.336Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","systemverilog","digital-design","logic-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afcayci%252Fsv-digital-design%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/fcayci/sv-digital-design/star":{"post":"zgIaL70l_JX1FNHbPsjbm_GxcEfU_Yp9b_wTplis7rZ-tdQHtcZlyG1Mn6L_iH03UxAyVNVGqlQfgwQ6TEfvdA"},"/fcayci/sv-digital-design/unstar":{"post":"xRwRo9KENTbEt8-tk_WWgcsorThkEfdwfCRfaEyu-GzVFiFqBeHYreKXDQGvg_mos7YPKwgq4OHY_txcFEgLEg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"kwbihoGvSa0A-_VBdhxNLucfafh5dtRugFeY56BtpZnrm7ETiZO77xep382PCmcPREHxDtunv9jSy8_oqYzhGQ"}}},"title":"Repository search results"}