🧐
Block or Report
Block or report ericonr
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseStars
Language: VHDL
All languages
Assembly
C
C#
C++
CSS
D
Emacs Lisp
F*
Go
HTML
Java
JavaScript
Jupyter Notebook
Kotlin
Lua
MATLAB
Makefile
NSIS
OpenSCAD
PHP
Python
Raku
Roff
Ruby
Rust
Shell
Stylus
SystemVerilog
TeX
TypeScript
VHDL
Vim Script
Nothing to show
Sort by: Most stars
1
star
written in VHDL
Clear filter
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.