Skip to content
View cql1983's full-sized avatar
  • China
Block or Report

Block or report cql1983

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
2 stars written in Verilog
Clear filter

SDR Micron USB receiver

Verilog 35 12 Updated Apr 9, 2023

This repository contains source code for labs and projects involving FPGA and Verilog based designs

Verilog 2 Updated Sep 20, 2020