{"payload":{"header_redesign_enabled":false,"results":[{"id":"328400076","archived":false,"color":"#b2b7f8","followers":43,"has_funding_file":false,"hl_name":"cjhonlyone/ADC-lvds","hl_trunc_description":"Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":328400076,"name":"ADC-lvds","owner_id":24859163,"owner_login":"cjhonlyone","updated_at":"2022-10-20T04:14:08.201Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acjhonlyone%252FADC-lvds%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/cjhonlyone/ADC-lvds/star":{"post":"ipNXXVyeOikQKxOC6q7CXioiepgtL1zMBqLNMBt8y6CBolbyt5Fl9Okka5l3cb9WDs_3H5NcP3rZrggRQuB2NA"},"/cjhonlyone/ADC-lvds/unstar":{"post":"Wd2bKSIiGFk9nXnDvxfgK7Izei6nnnY2nqsF-SoWmrZFsuFfjPodgwZMsaSqQZfuttq0rR9Gi23SMevbI3kVNw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"JMWQpXqyJQk-VbW9IjmY675wgKq8A-wzdBgXpTfFweUuMIZxdKRj4L9ED3_hk5QSAeTPXMe776XGCevZ8NeKfA"}}},"title":"Repository search results"}