{"payload":{"header_redesign_enabled":false,"results":[{"id":"798146281","archived":false,"color":"#b2b7f8","followers":37,"has_funding_file":false,"hl_name":"chili-chips-ba/openCologne","hl_trunc_description":"Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. <a href=\"https://www.chili-chips.xyz/open-cologne\" rel=\"nofollow\">https://www.chili…</a>","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":798146281,"name":"openCologne","owner_id":67533663,"owner_login":"chili-chips-ba","updated_at":"2024-09-11T19:01:34.825Z","has_issues":true}},"sponsorable":false,"topics":["design","embedded","fpga","hls","digital","pcb","rtl","systemverilog","soc","risc-v","gatemate","colognechip"],"type":"Public","help_wanted_issues_count":4,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Achili-chips-ba%252FopenCologne%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/chili-chips-ba/openCologne/star":{"post":"mPvaLw1GAJ0dT37UWVBfjqINGKaIukIc4pqbG4SSAbo_-BmWytLki7PtbbtsSoLa3vEPd8FMTN0-VN3E02NZdA"},"/chili-chips-ba/openCologne/unstar":{"post":"6NO1nx2nKxyBdtyeWDNWe6IVX_5RIo-tUvRuetsndBtmFD79SlYILzdsvxjYpZUCfSGAtUwswMwB4eLpekyqMw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ngANupmhi8eqxvKeiiZ6XY8HNlQDn0JRpwfQDx830vrWmUbA-tpIykNKd15DEoFZ-k-7XsH_XpGq2xw3HCtgDg"}}},"title":"Repository search results"}