Skip to content
View charloco's full-sized avatar

Block or report charloco

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
9 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,241 690 Updated Jul 18, 2024

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,657 412 Updated Jul 5, 2024
Verilog 1,203 255 Updated Oct 6, 2024

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 677 233 Updated Dec 6, 2023

mor1kx - an OpenRISC 1000 processor IP core

Verilog 488 146 Updated Sep 9, 2024

Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key 🔑

Verilog 396 24 Updated Oct 4, 2024

Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.

Verilog 367 188 Updated Jan 29, 2023

NetFPGA 1G infrastructure and gateware

Verilog 363 141 Updated Apr 11, 2019

A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark

Verilog 44 12 Updated Jul 10, 2021