Block or Report
Block or report anydream
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseStars
Language: Verilog
Sort by: Most stars
6
stars
written in Verilog
Clear filter
RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Build an NFC (RFID) card reader using FPGA and simple circuit instead of RFID-specfic chip. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器,不需要专门的RFID芯片。
Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA
FFT implementation using CORDIC algorithm written in Verilog.
This Simple UART Core is capable of simple serial port communication and can be used for FPGA beginners to develop the serial port driver on the development board.If you need to do driver developme…