anydream
Follow
Stars
5
stars
written in Bluespec
Clear filter
一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
A collection of common Bluespec interfaces/modules.
Riscy Processors - Open-Sourced RISC-V Processors
A place to share libraries and utilities that don't belong in the core bsc repo