anhducdinh / Design-and-ASIC-Implementation-of-UART Public

forked from basemhesham/Design-and-ASIC-Implementation-of-UART

Notifications You must be signed in to change notification settings
Fork 0
Star 0

This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been synthesized using Design Compiler and Back End design using Synopsys IC Compiler II

0 stars 3 forks Branches Tags Activity

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
README.md		README.md

Repository files navigation

Design-and-ASIC-Implementation-of-UART

About

This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been implemented by using Verilog description language which has been synthesized using Design Compiler and Back End design using Synopsys IC Compiler II

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 78.9%
Tcl 21.1%