Skip to content
View akarxxx1030's full-sized avatar

Block or report akarxxx1030

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

CUDA-101 Workshop

Cuda 5 1 Updated Feb 7, 2024

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software …

SystemVerilog 93 24 Updated Sep 18, 2023

A Comprehensive Benchmark Suite for Graph Computing

C++ 66 35 Updated Feb 20, 2019

Open-source FPGA research and prototyping framework.

SCSS 193 24 Updated Aug 8, 2024

A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combines a widely-used simulator for out-of-order and in-order pr…

C++ 1 Updated Oct 1, 2022

PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory techniques. Prototype on a RISC-V rocket chip system impleme…

58 8 Updated Dec 11, 2023

PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.

C++ 179 85 Updated Apr 18, 2023

Processing-In-Memory (PIM) Simulator

C++ 112 42 Updated Jul 9, 2024

The road to tapeout is real. Welcome to my assignment hub! Physical Design w/ASICs Aug-Dec'23

C 1 Updated Nov 26, 2023

This is a submission for Efabless AI Generated Design Contest.

1 1 Updated May 29, 2023

diablo is an Out-Of-Order 64-bit RISC-V processor.

SystemVerilog 15 4 Updated Sep 1, 2023