{"payload":{"header_redesign_enabled":false,"results":[{"id":"146493732","archived":false,"color":"#DAE1C2","followers":8,"has_funding_file":false,"hl_name":"adibis/alu_tb","hl_trunc_description":"Basic ALU testbench written in UVM for experiments","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":146493732,"name":"alu_tb","owner_id":219119,"owner_login":"adibis","updated_at":"2018-08-28T19:09:05.016Z","has_issues":true}},"sponsorable":false,"topics":["verification","systemverilog","vlsi","uvm"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":59,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aadibis%252Falu_tb%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/adibis/alu_tb/star":{"post":"3B4dumGxpo2u7mUrGb1425nHFkfcgWTjVUR3YpF8Lu37uS28GgP8oUQVjg2Q579YTfWPpx6BaYlFk_nqQL5qTg"},"/adibis/alu_tb/unstar":{"post":"_Coas_R04EDbPLbb5tos7RDWTjTn8gSDZje7-qfUK8rYNyjZMNjPU3n10yoQkq4OaeNWE2ge9yNFW7fCLHxZdA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"i50UmO-AeQxPtvH66A5P7bdR9z_2i8nOoAYaj-l-Er_AFc1fuymFVRLVDrU-OWhvvCGEROIce7V19W4h1-behg"}}},"title":"Repository search results"}