{"payload":{"header_redesign_enabled":false,"results":[{"id":"92126784","archived":false,"color":"#DAE1C2","followers":2,"has_funding_file":false,"hl_name":"abdulkhan94/Computer-Design-and-Prototyping","hl_trunc_description":"MIPS 32 bit processor - fully functional shared memory dual-core processor with MSI for cache coherency","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":92126784,"name":"Computer-Design-and-Prototyping","owner_id":5308288,"owner_login":"abdulkhan94","updated_at":"2017-06-01T01:03:24.076Z","has_issues":true}},"sponsorable":false,"topics":["multicore","pipelined-processors","cache-coherency"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aabdulkhan94%252FComputer-Design-and-Prototyping%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/abdulkhan94/Computer-Design-and-Prototyping/star":{"post":"kZgivaXlh2OXb3YMsxey8v1-jlqTKg4BxYF_eaxmsOQp7EcoM3gHPzN6r6qzbqMUl9rj12NT0WsY3O6VoBiYpQ"},"/abdulkhan94/Computer-Design-and-Prototyping/unstar":{"post":"ARw-JMEKS-i6LhIr8XZPwGgvxjfJ4_ECeykEjREQfcoaVHA0GwN0J45VOzsg52_VPWRob6gHhFZT-8Qrsv8ouw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GnTNFTWwgOC1yWWMZ8a1-c57XyyU0wzvfE_hwFa-qn2P7tR05IPwBZRpD-xY5JyNRtWUJ-ZybpQ5pVbSKqhBpA"}}},"title":"Repository search results"}