opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

A extremely size-optimized RV32I soft processor for FPGA.

RISC-V RV64IS-compatible processor for the Kestrel-3

A simple ALU created in Verilog as a part of Project work in CS220: Computer Organization