Skip to content
View YiChenCityU's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report YiChenCityU

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.

Starred repositories

4 stars written in VHDL
Clear filter

A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the fut…

VHDL 1,280 550 Updated May 16, 2022

Verilog library for developing robotics applications using FPGAs

VHDL 63 12 Updated Jul 14, 2024

FPGA FAST image feature detector implementation in VHDL

VHDL 36 15 Updated Nov 14, 2022

SMG-SLAM algorithm in VHDL

VHDL 6 3 Updated Oct 22, 2015