{"payload":{"header_redesign_enabled":false,"results":[{"id":"543042814","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"Vedant-02/Verilog-HDL-Lab-Experiments","hl_trunc_description":"Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. This repository consists of Veri…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":543042814,"name":"Verilog-HDL-Lab-Experiments","owner_id":77023397,"owner_login":"Vedant-02","updated_at":"2022-10-23T14:12:44.726Z","has_issues":true}},"sponsorable":false,"topics":["verilog","hacktoberfest","barrel-shifter","full-adder","carry-look-ahead-adder","4-bit-comparator","carry-select-adder","adder-subtractor","bcd-adder","binary-multiplier","binary-to-gray","hacktoberfest2022","32-bit-alu","priority-encoder","4-bit-parallel-adder","4-bit-combinational-adder","bcd-to-7-segment","32-bit-fast-adder","carry-skip-adder","bcd-subtractor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":69,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AVedant-02%252FVerilog-HDL-Lab-Experiments%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Vedant-02/Verilog-HDL-Lab-Experiments/star":{"post":"RcnPyDcAcazyZwAI1sVhinjvkWp-FD67urmS8-AQol-Af3AQk3ddGXwLPl6lq5Cd8Zd9rxUl17jdz7uT1moDcg"},"/Vedant-02/Verilog-HDL-Lab-Experiments/unstar":{"post":"s3au7VKNtfE-WaK6qTOi_kN0LLndov0eDfb4KSjCq71CnRF1nm5ohDAFjC8cp4sSKAAFOYCwv1kEHsj_2X6-0Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"qiW4MLu6PksVoMaayDfUcdmAI86ci5jXb_TE8Kcrk-hOF0mJpbWN35SltWQIfWVLTthatubz3gHEedkw4u7tug"}}},"title":"Repository search results"}