{"payload":{"header_redesign_enabled":false,"results":[{"id":"583593939","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"Scrawach/spi","hl_trunc_description":"Serial peripheral interface module written in verilog.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":583593939,"name":"spi","owner_id":40476180,"owner_login":"Scrawach","updated_at":"2022-12-30T09:12:12.532Z","has_issues":true}},"sponsorable":false,"topics":["rtl","spi","tranceiver"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AScrawach%252Fspi%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Scrawach/spi/star":{"post":"31QTxuTFomsAXcU2R2JF98mpO3xid1UrqtrmBVqLDzUw67nGyv0CBpZG4yTna9WOkQUaUrPOnduQWGtBBvjg9g"},"/Scrawach/spi/unstar":{"post":"nnQ4llP4jhaIj6flG-sia7lx6FOOptAx5foHFk2vqtP0by3Fw1WV3BuRcT0uIMByxdhm64-UmuEM2EZ1BABbiQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"yf-eJ6XY0yK2X90jNrN5h3fhz1Msleo45E3t6WQQPeBn-rdm29UuaAO8qnTpwA5BVgbw3f1XVw-tDR34pWZcqw"}}},"title":"Repository search results"}