{"payload":{"header_redesign_enabled":false,"results":[{"id":"209856317","archived":false,"color":"#DAE1C2","followers":7,"has_funding_file":false,"hl_name":"PedroHSCavalcante/uvm-phase-jumping","hl_trunc_description":"Simple UVM phase jumping","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":209856317,"name":"uvm-phase-jumping","owner_id":53313606,"owner_login":"PedroHSCavalcante","updated_at":"2020-02-06T11:42:54.380Z","has_issues":true}},"sponsorable":false,"topics":["verification","reset","systemverilog","uvm","on-the-fly","microelectronics","phase-jump"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253APedroHSCavalcante%252Fuvm-phase-jumping%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/PedroHSCavalcante/uvm-phase-jumping/star":{"post":"zJIzdyaXQElLkHiYNuezZ21jZZ3ezEWrOyS-Z8I4J1q8a6mUeAoiRv0wZVe6jN-JTUwLVJN2G4sm_pHVdf0UaQ"},"/PedroHSCavalcante/uvm-phase-jumping/unstar":{"post":"V-Q2uujFXC0pm0tFovHggzj_DC07chO64i7CgCSUF8fDHAf3JWLwDbcZ3kOWQ_QshUMiiRX4qMnrFSbVnmBn9g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"sV2dKsWqf7Py8_q8oBXC99Eh27B-kSScKW9V1HgAu80i-2Skoyy7ttLTrkv3xlrqXtVf2UPWrTPh4_gaK6gfIQ"}}},"title":"Repository search results"}