

IFX I2C Protocol

Protocol Specification

About this document

Scope and purpose

The scope of this document is the IFX I2C Protocol and covers the necessary information to integrate a Infineon I2C device with a system hosting it.

Intended audience

This document addresses the audience: customers, solution providers, and system integrators.

Table of Contents

Table of Contents

Table of Contents	2
Figures	3
Tables	3
1 Introduction	5
1.1 References.....	5
1.2 Definitions.....	5
1.2.1 Abbreviations.....	5
1.3 Terminology Used in This Document.....	6
1.4 Overview	7
2 Physical Layer	8
2.1 IFX Physical Layer Extension	10
2.1.1 OSI level standard use	14
3 Data Link Layer	15
3.1 Structure of a frame.....	15
3.2 Frame types.....	15
3.3 Frame checksum.....	17
3.4 Error handling	18
3.4.1 Receiver.....	18
3.4.2 Transmitter	19
3.5 Petri net models of frame handling	20
3.5.1 Overview.....	20
3.5.2 Detailed model of transmitter.....	22
3.5.3 Detailed model of receiver	23
4 Network Layer	25
4.1 Channels.....	25
5 Transport Layer	26
5.1 Chaining.....	26
5.2 Error handling.....	26
6 Presentation Layer.....	28
6.1 Presence Indication	28
6.2 Security Control Byte.....	28
7 Application Layer.....	30
8 Appendixes.....	31
8.1 CRC implementations.....	31
8.1.1 Reference implementation.....	31

IFX I2C Protocol Protocol Specification

Figures

8.1.2	More efficient implementation.....	31
8.1.3	Table lookup implementation.....	31
8.2	Common encoding tables	32
8.2.1	Frame control.....	32
8.3	Protocol variations	33
8.4	Change History.....	35

Figures

Figure 1-1	OSI reference model Communication	7
Figure 2-1	BDD Overview	8
Figure 2-2	Write with Late Acknowledge.....	9
Figure 2-3	Read with Late Acknowledge	10
Figure 2-4	Overview Protocol Stack on IFX Physical Layer Extension (Standard)	14
Figure 3-1	Structure of a frame.....	15
Figure 3-2	Petri net model of frame handling (overview).....	21
Figure 3-3	Detailed Petri net of transceiver.....	22
Figure 3-4	Detailed Petri net of receiver.....	23

Tables

Table 1-1	References.....	5
Table 2-1	IFX standard register set.....	12
Table 2-2	Definition of BASE_ADDR.....	13
Table 2-3	Definition of I2C_MODE	13
Table 2-4	Definition of I2C_STATE.....	14
Table 3-1	Definition of FCTR	16
Table 3-2	Error handling on receiver.....	18
Table 3-3	Error handling on transmitter	19
Table 3-4	Definition of PCTR regarding the network layer.....	25
Table 5-1	Definition of PCTR regarding the transport layer	26
Table 6-1	Definition of PCTR regarding the presentation layer	28
Table 6-2	Definition of SCTR with regards to the Presentation Layer.....	29
Table 7-1	APDU Fields.....	30
Table 7-2	Command APDU	30

IFX I2C Protocol Protocol Specification

Tables

Table 7-3 Response APDU.....30

Table 8-1 Encoding of FCTR.....33

Table 8-2 List of protocol variations.....34

1 Introduction

The I2C Device Protocol Specification specifies the format and behavior of the protocol, and its possible variations as well. The protocol specified within this document is used for IFX Platform Security I2C Device if not differently required by a particular project.

1.1 References

Term	Definition
[I2CBus]	A 2-wire serial bus designed by Philips to allow easy communication between components that reside on the same circuit board. The I2C specification (Rev. 05 — 9 October 2012) is located at: http://www.nxp.com/documents/user_manual/UM10204.pdf
[ProtRep]	André A.S. Danthine: Protocol Representation with Finite-State Models, IEEE Transactions on Communications, Vol. COM-28, No. 4, PP 632-643, April 1980
[RFC1549]	Request For Comments: 1549: PPP in HDLC Framing
[RFC1662]	Request For Comments: 1662: PPP in HDLC-like Framing (obsoletes [RFC1549])
[IFX_PrLa]	IFX Presentation Layer specification

Table 1-1 **References**

1.2 Definitions

The terms defined here are collected from different application and technology domains to maintain a common terminology used throughout the documents associated with the Protocol Specification project. They are generally in alphabetical order to provide the greatest accessibility.

1.2.1 Abbreviations

API	A pplication P rogramming I nterface
APDU	A pplication D ata U nit
App	A pplication
BBD	B lock D efinition D iagram
CSUM	C heck S um
CMD	C ommand
FCTR	F rame C ontrol
NVM	N on V olatile M emory
PCTR	P acket C ontrol
RFU	R eserved for F uture U se
STA	S tatus
UML	U nified M odeling L anguage
URL	U niform R esource L ocator

1.3 Terminology Used in This Document

Parts of this document contain specification requirements. The use of the words “must,” “should,” “may,” and “reserved” in these specifications have the following meanings:

“Must” means that the specification is an absolute requirement.

“Must not” means that the specification is an absolute prohibition.

“Should” means that there may be valid reasons in particular circumstances to ignore the specification, but their full implications must be understood and carefully weighed before choosing to do so.

“Should not” means that there may be valid reasons in particular circumstances that make the specified action or feature acceptable, but their full implications must be understood and carefully weighed before choosing to include it.

“May” means that the indicated action or feature does not contravene this specification.

When a data field is marked “reserved,” accessories writing to it must set it to 0 and accessories reading it must ignore its value

1.4 Overview

The ISO OSI (open system interconnection) reference model is used to describe the protocol and its various layers. The OSI reference model has 7 layers, the incarnation based on the IFX Standard Protocol Extension has 6 (1, 2, 3, 4, 6, 7).

OSI Model			
	Data unit	Layer	Function
Host layers	Data	7. Application	Network process to application
		6. Presentation	Data representation and encryption
		5. Session	Interhost communication
	Segment	4. Transport	End-to-end connections and reliability
Media layers	Packet	3. Network	Path determination and logical addressing
	Frame	2. Data Link	Physical addressing
	Bit	1. Physical	Media, signal and binary transmission

Figure 1-1 OSI reference model Communication

The protocol is defined for point-to-point connection with low failure rate. It is optimized for minimum RAM usage and minimum overhead to achieve maximum bandwidth, but also offers error handling and flow control.

The following sections describe the OSI layers of the protocol specified by this document.

- Section 2 Physical Layer
- Section 3 Data Link Layer
- Section 4 Network Layer
- Section 5 Transport Layer
- Section 6 Presentation Layer
- Section 7 Application Layer

2 Physical Layer

The Standardized Physical Layer is entirely defined in [I2CBus]. Only a subset of those definitions is used for this protocol:

- Support of 7-Bit Addressing only (only 1 Address value)
- Single-Master / Multi-Slave configuration
- Speed (Fast Mode (Fm) up to 400 KHz; optional (Fm+) up to 1000 KHz)
- Optional Clock Stretching

To avoid losing communications on the Physical Layer the „Late Acknowledge Algorithm“ (refer to Figure 2-2: 'Write with Late Acknowledge' and Figure 2-3: 'Read with Late Acknowledge') is used to synchronize master and slave in case the I2C Master attempts to access the I2C slave which is not yet ready. Those cases could be e.g. leaving the sleep mode or preparing the data to be read. In case the HW implementation supports clock stretching the “Late Acknowledge Algorithm” might not be used.

Figure 2-1: 'BDD Overview' depicts the communication nodes supported by this protocol. This UML block definition diagram is provided to maintain a common terminology throughout this section, in particular the lifelines of the subsequent sequence diagrams are reusing the same blocks.




Figure 2-1 BDD Overview



Figure 2-2 Write with Late Acknowledge




Figure 2-3 Read with Late Acknowledge

2.1 IFX Physical Layer Extension

The IFX Physical Layer is used to establish several sub-addresses under a single I2C base address as defined by [I2CBus]. The sub-addresses are IFX proprietary and defined as follows:

The I2C slave uses different address locations for status, control and data communication registers.

Note 1: Multibyte numeric values are stored and send over the line in big-endian order; for example, the first byte in a two-byte register is the MSB of the stored value and the second byte is its LSB.

Note 2: In case the master reads beyond the end of a register or reads from an invalid register address the slave returns 0xFF on the data line.

Register Address	Name	Size in Bytes	Description	Master Access
0x80	DATA	DATA_REG_LEN	This is the location where data shall be read from or written to the I2C slave	Read / Write
0x81	DATA_REG_LEN	2	This register holds the maximum data register (Addr 0x80) length. The allowed values are 0x0010 up to 0xFFFF. After writing the new data register length it becomes effective with the next I2C master access. However, in case the slave could not accept the new length it indicates its maximum possible length within this register. Therefore it is recommended to read the value back after writing it to be sure the I2C slave did accept the new value. <i>Note: the value of MAX_PACKET_SIZE is derived from this value or vice versa (MAX_PACKET_SIZE= DATA_REG_LEN-5)</i>	Read / Write
0x82	I2C_STATE	4	Bits 31:24 of this register provides the I2C state in regards to the supported features (e.g. clock stretching ...) and whether the device is busy executing a command and/or ready to return a response etc. Bits 15:0 defining the length of the response data block at the physical layer.	Read only
0x83	BASE_ADDR	2	This register holds the I2C base address as specified by Table 2-2. If not differently defined by a particular project the default value at reset is 0x20. After writing a different address the new address become effective with the next I2C master access. In case the bit 15 is set in addition to the new address (bit 6:0) it becomes the new default address at reset (persistent storage).	Write only
0x84	MAX_SCL_FREQ	4	This register holds the maximum clock frequency in KHz supported by the I2C slave. The value gets adjusted to the register I2C_Mode setting. Fast Mode (Fm): The allowed values are 50 up to 400. Fast Mode (Fm+): The allowed values are 50 up to 1000.	Read
0x85	GUARD_TIME ¹	4	For details refer to Table 'List of protocol	Read only

¹ In case the register returns 0xFFFFFFFF the register is not supported and the default values specified in Table 'List of protocol variations' shall be applied.

Register Address	Name	Size in Bytes	Description	Master Access
			variations'	
0x86	TRANS_TIMEOUT ¹	4	For details refer to Table 'List of protocol variations'	Read only
0x87	PWR_SAVE_TIMEOUT ¹	4	This optional register holds the minimum timeout [ms] after which the device enters power save mode. This timeout gets retriggered with any valid slave address. Once the power save state is initiated the addressing of the slave terminates it and the device returns to normal operation. The new value becomes effective with the next addressing of the slave. However, in case the slave could not accept the new value it indicates its maximum (the new value is too high to be accepted) or minimum (the new value is too low to be accepted) possible value within this register. Therefore it is recommended to read the value back after writing it to be sure the slave did accept the new value.	Read / Write
0x88	SOFT_RESET	2	Writing to this register will cause a device reset. This feature is optional	Write only
0x89	I2C_MODE	2	This register holds the current I2C Mode as defined by Table 2-3. The default mode is SM & FM (011B).	Read / Write
0x90	APP_STATE_0	4	This register holds application specific information (definition of content and behavior is up to the application). The default value at reset is 0x00000000. This register is bound to the application which is linked to by channel 0 (default) of the network layer.	Read only
0x9X	APP_STATE_X	4	This register holds application specific information (definition of content and behavior is up to the application). The default value at reset is 0x00000000. This register is bound to the application which is linked to by channel X (X = 0x1 ... 0xf) of the network layer.	Read only
0xA0	FOR_IFX_USE_1	4	This register can be used for IFX specific purpose during development and evaluation. The content doesn't impact the protocol execution. For Product releases this register is RFU.	Read / Write
0xA1	FOR_IFX_USE_2	4	Refer to register 0xA0	Read / Write

Table 2-1 IFX standard register set

¹ In case the register returns 0xFFFFFFFF the register and its functionality is not supported.

15	14	13	12	11	10	9	8
DEF_ADDR	RFU						
7	6	5	4	3	2	1	0
RFU	BASE_ADDR						

Field	Bits	Value	Description
DEF_ADDR	15	0 1	Volatile address setting by bit 6:0, lost after reset. Persistent address setting by bit 6:0, becoming default after reset.
BASE_ADDR	6:0	0x00-0x7F	I ² C base address specified by Section 2.1

Table 2-2 Definition of BASE_ADDR

15	14	13	12	11	10	9	8
DEF_MODE	RFU						
7	6	5	4	3	2	1	0
RFU					Mode		

Field	Bits	Value	Description
DEF_MODE	15	0 1	Volatile mode setting by bit 2:0, lost after reset. Persistent mode setting by bit 2:0, becoming default after reset. This bit is always read as 0.
MODE ¹	2:0	001 010 011 100 other values	Sm Fm SM & Fm (fab out default) Fm+ not valid; writing will be ignored

Table 2-3 Definition of I2C_MODE

¹ This mode defines the adherence of the bus signals to the electrical characteristics according [I2CBus]

31	30	29	28	27	26	25	24
BUSY	RESP_RDY	RFU		SOFT_RESET	CONT_READ	REP_START	CLK_STRETCHING
23	22	21	20	19	18	17	16
RFU							
15-0							
Length of data block to be read							

Field	Bit(s)	Value	Description
BUSY	31	0	Device is not busy
		1	Device is busy executing a command
RESP_RDY	30	0	Device is not ready to return a response
		1	Device is ready to return a response
SOFT_RESET	27	0	SOFT_RESET not supported
		1	SOFT_RESET supported
CONT_READ	26	0	Continue Read not supported
		1	Continue Read supported
REP_START	25	0	Repeated start not supported
		1	Repeated start supported
CLK_STRETCHING	24	0	Clock stretching not supported
		1	Clock stretching supported

Table 2-4 Definition of I2C_STATE

2.1.1 OSI level standard use

For IFX standard data communication at the DATA register, the OSI Layer 2,3,4,6,7 as in this document are used. Figure 2-4 depicts the overview of the protocol stack structure.





Figure 2-4 Overview Protocol Stack on IFX Physical Layer Extension (Standard)

3 Data Link Layer

The main task of the data link layer is to take a raw transmission facility and transform it into a line that appears free of transmission errors for higher layers. It accomplishes this task by taking packets of a maximum size from the sender, put a frame around, transmit the frames sequentially, and process the acknowledgment frames sent back by the receiver. To detect destroyed or incomplete frames a checksum is added. The packets are passed to higher levels of the receiver in the same order as they are provided by the sender though the frames may be transmitted in a different order over the physical line.

3.1 Structure of a frame

The figure below shows the structure of a frame:



FCTR: Frame Control
 LEN : Length of packet data
 FCS: Frame Checksum

Figure 3-1 Structure of a frame

A frame starts with the frame type including the frame number (FCTR) followed by the packet length (LEN) and the packet data. For the structure of the packet data, see Section 4. After the packet data a 2 byte checksum (FCS) is added to the end. The maximum size of the packet data is limited to DATA_REG_LEN Bytes.

3.2 Frame types

There are two types of frames:

1. Control frames and
2. Data frames

Control frames are used to control the flow of data frames and synchronization and are not numbered (and not acknowledged). Control frames doesn't carry data (LEN = 0).

Data frames also carry control information (piggybacking) and are numbered. The frame control information is stored in the field FCTR at the beginning of a frame.

7	6	5	4	3	2	1	0
FTYPE	SEQCTR		RFU	FRNR		ACKNR	

Field	Bits	Value	Description
FTYPE	7	0	Data frame including control information
		1	Control frame
SEQCTR	6:5	00	ACK: Acknowledge received frame. The frame number is defined by ACKNR

		01	NAK: No acknowledge for the frame defined by ACKNR.
		10	Reset frame counter for synchronization. Use only for control frames.
		11	RFU
RFU	4	x	undefined
FRNR	3:2	0-3	Frame number of the data frame. Not used for control frames: set to 00 in this case
ACKNR	1:0		Number of frame to be acknowledged / not acknowledged

Table 3-1 Definition of FCTR

A complete list of encoding of FCTR is shown in section 8.2 “Common encoding tables”.

To optimally use the physical bandwidth a sliding window algorithm is applied. The window size *WIN_SIZE* can be 1 up to 2 frames. This leads to $2 * WIN_SIZE$ buffers of the maximum packet size *MAX_PACKET_SIZE* which have to be available on the Master and Slave (one half for transmission and the other for reception).

There are also $WIN_SIZE + 1$ software timers necessary: *WIN_SIZE* for transmission (retransmit timer: time-out for frame repetition, if no acknowledge is received) and one additional for the receiver (acknowledge timer; in case no data frame is sent, carrying the acknowledge for the last received block, it triggers sending a control frame to acknowledge the last correct received block. To avoid elapsing the retransmit timer on the transceiver side this timer must elapse earlier).

Valid data frames are acknowledged by the receiver either by a control frame (if a data frame in the other direction is not available after a receiver time out) or a data frame.

In implementations with a window size of 2 frames up to one frame can be unacknowledged while another frame is sent in the same direction.

Example for *WIN_SIZE* = 2: consider frame *n* and *n+1* are sent by the transmitter, but not acknowledged by the receiver yet. Before frame *n+2* can be sent frame *n* (or *n+1*, see next example) has to be acknowledged.

The receiver always acknowledges all correct received frames.

Example for *WIN_SIZE* = 2: the last acknowledged frame is *n-1*. Now frame *n* and *n+1* are sent, before frame *n* can be acknowledged. An acknowledge for frame *n+1* is also valid for frame *n*.

A NAK is sent by the receiver if an invalid data frame is received (incorrect checksum or frame number is not within the window)

The frame *n* is repeated by the transmitter if a corresponding NAK is received from the other side or a time out for frame *n*.

Note: NAK is only for performance optimization, the protocol works also without. NAK should only be sent once for each frame and immediately after the error is detected (but not after receiver time-out).

There is a special control frame to reset (and synchronize) the frame counters of Master and Slave (set ACKNR to 0 for this frame).

3.3 Frame checksum

At the end of the packet data a 16 bit frame checksum (FCS) is added. The used checksum is a cyclic redundancy code (CRC). The standard CCITT generator polynomial:

$$x^{16} + x^{12} + x^5 + 1$$

is used.

The 16 bit CRC checksum is able to detect:

- all errors with odd bit number (like parity),
- all double bit failures,
- all failure burst of 16 bits or less and
- most of longer failure bursts.

The order of bytes in the FCS field is low byte || high byte.

Note: the CRC checksum with the above polynomial should not be used for more than 4093 bytes.

The checksum is calculated over the frame control field, the length and the packet data.

To avoid confusion regarding the CRC (e.g. bit order) a reference implementation of the checksum algorithm and also an optimized implementation are shown in Section 8.1.

3.4 Error handling

3.4.1 Receiver

Condition	Action
Layer 2 framing error	Send NAK: frame number is last correct frame received + 1
Layer 1 receive buffer overflow error	Send NAK: frame number is last correct frame received + 1
FCTR field SEQCTR or RFU has invalid value	Send NAK: frame number is last correct frame received + 1
Data frame number not expected	Send ACK: frame number is last correct frame received
Checksum incorrect	Send NAK: frame number is last correct frame received + 1
Control frame has invalid size	Frame is discarded
Data frame size has invalid value	Send NAK: frame number is last correct frame received + 1
Receive timer overflow	Send ACK: frame number is last correct frame received. This is no error condition.

Table 3-2 Error handling on receiver

If an error is detected a NAK is responded, the frame is discarded. The receiver waits for the next frame.

Note: A NAK is sent with the next data frame or a control frame. It is not delayed (e.g. by time-out of receive timer).

3.4.2 Transmitter

Condition	Action
NAK received	Retransmit frame specified by NAK
Unexpected NAK received	A NAK for an already acknowledged frame is received: frame is discarded
Unexpected ACK received	A ACK for an already acknowledged frame is received: frame is discarded
Transmission timer overflow for frame n	Re-transmit frame n

Table 3-3 Error handling on transmitter

3.5 Petri net models of frame handling

This section gives Petri net models of the interaction of a transmitter, receiver and an imperfect transmission medium concerning frame handling. The symbol definition is taken from [ProtRep]. For details about protocol modeling by Petri nets see also [ProtRep].

3.5.1 Overview

Figure3-2 below shows the overall interaction between transmitter (left) and receiver (right) with the transmission medium (physical layer) in between. There are some restrictions / simplifications to reduce the complexity of the figure:

- data transfer in one direction only. As the protocol is symmetric the back channel is identical.
- no piggybacking, therefore no acknowledge timer.
- error handling: only loss of a complete frame modeled.
- no handling of corrupted frames (NAK).
- no handling of unsynchronized transmitter/receiver.
- More detailed sub models are described in the next sections.
- Places are illustrated by circles and correspond to states (transmitter and receiver) or messages (downlink and uplink). Transitions are depicted by thick lines, directed arcs connect places with transitions and vice versa.
- F0-F3 represent data frames with the corresponding frame numbers, ACK0-ACK3 the acknowledges for the corresponding frames (control frame or ACKNR field of a data frame in the opposite direction).
- PAKTR means that a new packet is available to be transmitted to the receiver, PAKRC stands for packet received.
- Places A0-A3 accept the corresponding data frame, S0-S3 mean that the corresponding data frame is sent and acknowledged correctly, W0-W3 wait for the corresponding data frame to be acknowledged.




Figure 3-2 Petri net model of frame handling (overview)

Transition 1 is the interface to the next higher layer in the transmitter. It puts a token into PAKTR when a packet is ready for transmission. Transition 2 takes an error free received packet and passes it to layer 3 of the receiver.

Transitions 3-6 send a data frame and start the retransmit timer of the transmitter. Transitions 7-10 stop the retransmit timer and update the frame counter.

Transitions 11-14 represent an overflow of the retransmit timer: the frame is sent again and also timer is restarted. These transitions are used if either a data frame or an acknowledge frame got lost.

Transitions 15-18 update the frame counter in the receiver part and accept error free packets.

Last but not least transitions 19-22 acknowledge the previous frame in the case that the previous frame is already accepted, the acknowledge was sent, but dropped by the physical layer, and the frame is resent by a retransmit time-out.

The tokens in the places S3 and A0 mark the reset state.

3.5.2 Detailed model of transmitter




Figure 3-3 Detailed Petri net of transceiver

Figure 3-3 shows a section of the transmitter of Figure 3-2 in detail. It includes error handling. Possible errors are loss or corruption of ACK or NAK frames and unexpected ACK/NAK frames.

Loss or corruption of the data frame are handled by the receiver, see Section 0.

x stands for the frame number (0-3) currently processed, y for a different frame number, i.e. $x \neq y$. Frame number arithmetic is done modulo 4.

Transitions 1-3 are already described in Section 3.5.1: transition 1 sends frame x, and starts the retransmit timer, transition 2 is triggered by a valid ACK of frame x and stops the retransmit timer. Transition 3 is triggered by a retransmit time out, frame x is sent again and the timer is restarted.

Transition 4 is triggered by a NAK frame for frame number x: the data frame x is sent again immediately. Also the retransmit timer is restarted.

Transitions 5-7 represent loss or corruption of ACK or NAK frames. Corrupted but CRC correct control frames are simply discarded. A time out of the retransmit timer will force a new transmission of the data frame x followed by an ACK.

Transition 8: A valid ACK or NAK for an unexpected frame number can be used as a hint for unsynchronized transmitter and receiver frame counters. The synchronization (place resync) can be forced by a special control frame, see Section 3.2.

Transition 9 illustrate the loss of a data frame. The frame is transmitted again after time out of the retransmit timer.

Transition 10 illustrate the full duplex case when the new frame is transmitted and a new frame containing the already received ACK x-1 is received in parallel. No action is required.

3.5.3 Detailed model of receiver




Figure 3-4 Detailed Petri net of receiver

Figure 3-4 shows a section of the receiver of Figure 3-2 in detail. It includes error handling and piggybacking. Possible errors are unexpected data frame numbers and loss or corruption of data frames.

The variables x and y are analog to the previous section.

The places A0-A3 in Figure 3-2 are split in two places: the first A_x accepts the corresponding frame x (also $x-1$, see below) and transfers the packet to the next higher layer in the protocol (transition 1). It also starts the acknowledge timer. AC_x waits for sending the ACK for frame x .

Sending of the acknowledge depends on two different other conditions illustrated by the place TO/PB:

TO: time out of the acknowledge timer or

PB: an event triggered by the next higher layer either to request the transmission of a data frame in the opposite direction (piggybacking) or to request the immediate transmission of the acknowledge for the received frame through a control frame (e.g. if the first or an intermediate frame inside a transport layer chain was received and data in the opposite direction is not expected).

In the first case the ACK is sent as a control frame, in the second the ACK is sent either together with a data frame (if data must be sent in the opposite direction) or as a control frame (if the immediate acknowledgement of the received frame was requested by the next higher layer). In both cases the acknowledge timer is stopped (transition 2).

Transition 3 handles the response of the receiver to an unexpected data frame: an acknowledge for frame $x-1$ is sent. If $y \equiv x-1 \pmod{4}$ the acknowledge enables the transmitter to go on if a previous ACK_{x-1} was dropped by

the line (see also Section 3.5.1) otherwise it can be a hint for the transmitter that the frame counter of transmitter and receiver are not synchronized, see Section 3.5.2.

A corrupted data frame (see Table 3-2 for detection of corrupted frames) is answered by a NAK for frame x (transition 4). Note that the frame number of the corrupted frame may be also incorrect. NAKx can be a hint for the transmitter that the frame counter of transmitter and receiver are not synchronized, see Section 3.5.2.

Loss of data frames is actually handled by the transmitter: the frame is transmitted again after a time out.

Transitions 5-7 illustrate loss of data frames, transitions 8 and 9 represent the corruption of data frames.

4 Network Layer

The purpose of the network layer is to route packets to different channels. A packet consists of the packet control byte (PCTR) and up to MAX_PACKET_SIZE data bytes. The PCTR (bits 7:4) is RFU and set to zero.

4.1 Channels

The first byte of the packet data is the packet control byte (PCTR). Channel information is coded in the upper bits of PCTR.

7	6	5	4	3	2	1	0
CHAN				not used by network layer			

Field	Bits	Value	Description
CHAN	7:4	0	Default channel to route the packet data to. This value is set in case just a single channel is used.
		1-15	Optional channels. Not valid in case of a single channel “network” connection

Table 3-4 Definition of PCTR regarding the network layer

5 Transport Layer

As there is a point to point connection between a Host and the Embedded Controller the data link layer takes care that packages are received in the same order as sent, the only function of the transport layer in this protocol is packet chaining.

5.1 Chaining

To simplify chaining a bit-field in the PCTR is used to mark the first, intermediate and last packet of a multi-packet APDU. APDUs smaller than MAX_PACKET_SIZE bytes are transmitted with bit-field CHAIN cleared (no chaining).

For longer APDUs a chaining method is used: the APDU is split in consecutive packets. All packets except the last must have a size of MAX_PACKET_SIZE bytes (including PCTR) and the value 001 (first) or respectively 010 (intermediate) for CHAIN. The last packet has a packet size of 2 to MAX_PACKET_SIZE bytes and the value 100 for CHAIN.

7	6	5	4	3	2	1	0
not used by transport layer					CHAIN		

Field	Bits	Value	Description
CHAIN	2:0	000	No chaining. Single frame.
		001	First packet of a chain
		010	Intermediate packet(s) of a chain.
		100	Last packet in a chain
		111	Chaining error

Table 5-1 Definition of PCTR regarding the transport layer

5.2 Error handling

There are three different errors possible in this layer:

- CHAIN has the value 001 or 010, but packet size != MAX_PACKET_SIZE bytes.
- CHAIN has value 000 or 001, but the previous APDU is not entirely received yet (can be detected by value 100 for CHAIN).
- A packet is smaller than MAX_PACKET_SIZE bytes, but the previous APDU is not entirely received yet (can be detected by value 100 for CHAIN).

In all cases the receiver sends a single byte packet (consisting of PCTR only) to the corresponding channel of the transmitter with the value 111 in field CHAIN (signaling an error in the CMD field is recommended). The transmitter can repeat the chain (if the information is still available) or pass the error to a higher level.

Note: There are only two sources of errors in this layer:

- wrong implementation of the protocol or

- an error in a lower layer which is not detected there (e.g. frame is corrupt, but checksum is still ok).
In the second case the error can also be passed to the data link layer.

6 Presentation Layer

The Presentation Layer provides secure channel capabilities. This layer is optional and is only present in case a master/slave network channel requires confidentiality and/or integrity services. As soon as the secure channel is established¹ (handshake phase successful finalized) the Presentation Layer becomes mandatory for both directions “master to slave” and “slave to master” for the given network channel. The detailed specification of the Presentation Layer management is provided by [IFX_PrLa].

6.1 Presence Indication

The bit 3 of the PCTR is indicating the absence or presence of the Presentation Layer as shown in Table 6-1

7	6	5	4	3	2	1	0
not used by presentation layer				PRESENCE	not used by presentation layer		

Field	Bits	Value	Description
PRESENCE	3	0	Presentation Layer absent
		1	Presentation Layer present

Table 6-1 Definition of PCTR regarding the presentation layer

6.2 Security Control Byte

The SCTR byte controls the security services of the Presentation Layer. Those services are:

- One-to-one pairing of a master and a slave (Pairing)
- Establishing or resynching of a secure channel (Handshake, Abbreviated Handshake)
- Protected communication transparent for the Application Layer (Record Exchange)

7	6	5	4	3	2	1	0
RFU	PROTOCOL			RFU	MESSAGE		

Field	Bits	Value	Description
PROTOCOL	6:4	000	Pairing
		001	Handshake
		010	Abbreviated Handshake
		011	Record Exchange
		010-111	RFU
MESSAGE	3:1		Pairing & Handshake & Abbreviated Handshake
		000	MasterHello
		001	SlaveHelloCertExchange
		010	MasterKeyExchangeFinished
		011	SlaveFinished
		100-111	RFU
			Record Exchange

¹ The secure channel must be established for each of the network channels separately.

Field	Bits	Value	Description
		xx0	Payload unprotected
		xx1	Payload protected

Table 6-2 **Definition of SCTR with regards to the Presentation Layer**

7 Application Layer

The Application Layer is defined by each particular Application and consists of the Application Data Unit (APDU; e.g. ISO7816 APDU).

One other example is the standard IFX APDU for embedded security applications. Table 7-1 to Table 7-3 are showing the APDU structure and generic field description of it:

Field	Description
Cmd	Command Code
Sta	Response status code
Param	Parameter to control major variations of a command.
UnDef	Undefined value (contains any value 0x00-0xFF)
Len	Length of the data section of the APDU
Data	Data section of the APDU

Table 7-1 APDU Fields

Field	Cmd (1 Byte)	Param (1 Byte)	Len (2 Bytes)	Data (Len Bytes)
Offset	0	1	2	4

Table 7-2 Command APDU

Field	Sta (1 Byte)	UnDef (1 Byte)	Len (2 Bytes)	Data (Len Bytes)
Offset	0	1	2	4

Table 7-3 Response APDU

8 Appendixes

8.1 CRC implementations

8.1.1 Reference implementation

```
unsigned short calcCRC(unsigned short seed1, unsigned char c)
{
    for(int i = 0;i<8;i++)
    {
        if((seed ^ c) & 0x01)
            seed = (seed >> 1) ^ 0x8408;
        else
            seed >>= 1;
        c >>= 1;
    }
    return seed;
}
```

8.1.2 More efficient implementation

The algorithm below is faster than the reference implementation and more memory efficient than a table lookup algorithm.

```
unsigned short calcFast(unsigned short seed1, unsigned char c)
{
    unsigned int h1,h2,h3,h4;
    h1 = (seed ^ c) & 0xFF;
    h2 = h1 & 0x0F;
    h3 = (h2 << 4) ^ h1;
    h4 = h3 >> 4;
    return (((((h3 << 1) ^ h4) << 4) ^ h2) << 3) ^ h4 ^ (seed >> 8);
}
```

8.1.3 Table lookup implementation

For a table lookup implementation, see [RFC1662].

Note: The table has a size of at least 512 bytes.

¹ The initial seed is 0.

8.2 Common encoding tables

8.2.1 Frame control

FCTR	Description
0x00	Data frame 0, ACK for frame 0
0x01	Data frame 0, ACK for frame 1
0x02	Data frame 0, ACK for frame 2
0x03	Data frame 0, ACK for frame 3
0x04	Data frame 1, ACK for frame 0
0x05	Data frame 1, ACK for frame 1
0x06	Data frame 1, ACK for frame 2
0x07	Data frame 1, ACK for frame 3
0x08	Data frame 2, ACK for frame 0
0x09	Data frame 2, ACK for frame 1
0x0a	Data frame 2, ACK for frame 2
0x0b	Data frame 2, ACK for frame 3
0x0c	Data frame 3, ACK for frame 0
0x0d	Data frame 3, ACK for frame 1
0x0e	Data frame 3, ACK for frame 2
0x0f	Data frame 3, ACK for frame 3
0x10-0x1f	Not used
0x20	Data frame 0, NAK for frame 0
0x21	Data frame 0, NAK for frame 1
0x22	Data frame 0, NAK for frame 2
0x23	Data frame 0, NAK for frame 3
0x24	Data frame 1, NAK for frame 0
0x25	Data frame 1, NAK for frame 1
0x26	Data frame 1, NAK for frame 2
0x27	Data frame 1, NAK for frame 3
0x28	Data frame 2, NAK for frame 0
0x29	Data frame 2, NAK for frame 1
0x2a	Data frame 2, NAK for frame 2

FCTR	Description
0x2b	Data frame 2, NAK for frame 3
0x2c	Data frame 3, NAK for frame 0
0x2d	Data frame 3, NAK for frame 1
0x2e	Data frame 3, NAK for frame 2
0x2f	Data frame 3, NAK for frame 3
0x30-0x7f	Not used
0x80	Control frame 0, ACK for frame 0
0x81	Control frame 0, ACK for frame 1
0x82	Control frame 0, ACK for frame 2
0x83	Control frame 0, ACK for frame 3
0x84-0x9f	Not used
0xa0	Control frame 0, NAK for frame 0
0xa1	Control frame 0, NAK for frame 1
0xa2	Control frame 0, NAK for frame 2
0xa3	Control frame 0, NAK for frame 3
0xa4-0xbf	Not used
0xc0	Reset frame counters
0xc1-0xff	Not used

Table 8-1 Encoding of FCTR

8.3 Protocol variations

To fit best to application specific requirements the protocol might be tailored by specifying a couple of parameters. For each implementation of the protocol those parameter must be defined within the products interface specification, which refers to this document.

Parameter	Description
MAX_PACKET_SIZE	Maximum packet size accepted by the receiver. The protocol limits this value to 0xFFFF, but there might be project specific requirements to reduce the transport buffers size for the sake of less RAM footprint in the communication stack. If shortened, it could be statically defined or negotiated at the physical layer.
WIN_SIZE	Window size of the sliding windows algorithm see Section 3.2. The value could be 1 up to 2.

Parameter	Description
MAX_NET_CHAN	Maximum number of network channels. The value could be 1 up to 16. One indicates the OSI Layer 3 is not used and the CHAN field of the PCTR must be set to 0000.
CHAINING	Chaining on the transport layer is supported (TRUE) or not (FALSE)
TRANS_TIMEOUT	(Re)transmission timeout specifies the number of milliseconds to be elapsed until the transmitter considers a frame transmission is lost and retransmits the non-acknowledged frame. The Timer gets started as soon as the complete frame is transmitted. The value could be 1 up to 1000. However, as higher the number as longer does it take to recover from a frame transmission error. <i>Note: The acknowledge timeout on the receiver side must be shorter than the retransmission timeout to avoid unnecessary frame repetitions.</i>
TRANS_REPEAT	Number of transmissions to be repeated until the transmitter considers the connection is lost and starts a re-synchronization with the receiver. The value could be 1 up to 4.
BASE_ADDR	I2C (base) address. This address could be statically defined or dynamically negotiated by the physical layer. If not different specified the default value is 0x20.
MAX_SCL_FREQU	Maximum SCL clock frequency in KHz.
GUARD_TIME	Minimum time to be elapsed at the I2C master measured from read data (STOP condition) until the next write data (Start condition) is allowed to happen. If not different specified the default value is 500µs. <i>Note 1: For two consecutive accesses on the same device GUARD_TIME re-specifies the value of t_{BUF} as specified by [I2Cbus].</i> <i>Note 2: Even if another I2C address is accessed in between GUARD_TIME has to be respected for two consecutive accesses on the same device .</i>
SOFT_RESET	Any write attempt to the SOFT_RESET register will trigger a warm reset (reset w/o power cycle). This register is optional and its presence is indicated by the I2C_STATE register's "SOFT_RESET" flag.

Table 8-2 List of protocol variations

Appendixes

8.4 Change History

Revision	Date	Description
1.65	27-Jun-2017	Migrated to new document template

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition June 27, 2017

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2017 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.