Skip to content
View GVictorsd's full-sized avatar

Block or report GVictorsd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
GVictorsd/README.md

Victor Swaroop

@GVictorsd

profpic

Pinned Loading

  1. riscie riscie Public

    A five stage piplined, RISCV processor written in Verilog HDL

    Verilog 1

  2. simpleComputerWeb simpleComputerWeb Public

    Web app for the simple-computer.

    Verilog 1

  3. tqntq tqntq Public

    HTML

  4. gvictorsd.github.io gvictorsd.github.io Public

    My Personal Website

    HTML 1

  5. MyMos6502 MyMos6502 Public

    A Verilog implementation of the Mos 6502 done as one of my personal projects.

    Verilog 1

  6. schedulee schedulee Public

    IOT based room scheduling system

    JavaScript