{"payload":{"header_redesign_enabled":false,"results":[{"id":"301655681","archived":false,"color":"#DAE1C2","followers":19,"has_funding_file":false,"hl_name":"Dongtata2020/UVM_Verification_for_P2S_Data_Converter","hl_trunc_description":"为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":301655681,"name":"UVM_Verification_for_P2S_Data_Converter","owner_id":64581843,"owner_login":"Dongtata2020","updated_at":"2020-10-09T07:18:11.215Z","has_issues":true}},"sponsorable":false,"topics":["verification","verilog","systemverilog","uvm"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ADongtata2020%252FUVM_Verification_for_P2S_Data_Converter%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/Dongtata2020/UVM_Verification_for_P2S_Data_Converter/star":{"post":"krKAQyZJkWxVty_4YQjqQW-il3ILrmHwN1u63D3Yz8-LIAfHS711Qs50y_BQSdoGUTefQScRcMWN56S2DFamNQ"},"/Dongtata2020/UVM_Verification_for_P2S_Data_Converter/unstar":{"post":"WZOqk7Owyh65L-P4xdVbf96obciAnf8NHi4D147ZBUfp-lpSnubpiYofHuqmBAnjjj5_0Y8Lf9FpHHNXIIxvfg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"72M4Ma5S_TeW_8x0UYIos9UKR8aQ46Wxy0KjPajGjd70Vn6boY1WR2GdavenIeSNg67gLnvBKz0-lXn1U5k1-Q"}}},"title":"Repository search results"}