{"payload":{"header_redesign_enabled":false,"results":[{"id":"584146592","archived":false,"color":"#3572A5","followers":18,"has_funding_file":false,"hl_name":"ClarkFieseln/FPGA_HW_SIM_FWK_2","hl_trunc_description":"FPGA Hardware Simulation Framework","language":"Python","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":584146592,"name":"FPGA_HW_SIM_FWK_2","owner_id":54716944,"owner_login":"ClarkFieseln","updated_at":"2023-04-29T05:22:16.473Z","has_issues":true}},"sponsorable":false,"topics":["python","windows","emulator","api","simulator","fpga","simulation","emulation","vhdl","windows-10","python3","python-3","windows10","hdl","vhdl-code","pygubu","fpga-programming","windows-11","pygubu-designer"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AClarkFieseln%252FFPGA_HW_SIM_FWK_2%2B%2Blanguage%253APython","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/ClarkFieseln/FPGA_HW_SIM_FWK_2/star":{"post":"NMXAPmwSiz6Mgjb1L7feeqSsJw4irHsrtSjMOPl_ddeYBxwHHBrYFTb1sdyJbi3a0pBMDUT-53z5GZ2UYHSF4Q"},"/ClarkFieseln/FPGA_HW_SIM_FWK_2/unstar":{"post":"h_8a8FLqCZrz1d1UHF5SkwwtLr6elTj2Y2ASFPHkpzZTeMZ-3ujmGjfuFyWo_UBO4wQXKr1jdjU2jfWhRriaFg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"8WfP_So0IMmwRMX_h86v9MJYntGIM-23zPbtKnctM80GFijCiFAoMzBa0FRXErCtVbxEbAkVu2Wlkfhnv-HRsg"}}},"title":"Repository search results"}