

# A formal specification for BIL: BIL Instruction Language

October 2, 2015

## Contents

<b>1</b>	<b>Introduction</b>	<b>2</b>
<b>2</b>	<b>Syntax</b>	<b>2</b>
2.1	Metavariables . . . . .	2
2.2	BIL syntax . . . . .	2
2.3	Bitvector syntax . . . . .	3
2.4	Value syntax . . . . .	4
2.5	Formula syntax . . . . .	4
2.6	Instruction syntax . . . . .	5
<b>3</b>	<b>Typing</b>	<b>6</b>
<b>4</b>	<b>Operational semantics</b>	<b>8</b>
4.1	Model of a program . . . . .	8
<b>5</b>	<b>Semantics of statements</b>	<b>8</b>
<b>6</b>	<b>Semantics of expressions</b>	<b>9</b>

# 1 Introduction

This document describes the syntax and semantics of BAP Instruction Language. The language is used to represent a semantics of machine instructions. Each machine instruction is represented by a BIL program that captures side effect of the instruction.

## 2 Syntax

### 2.1 Metavariables

We define a small set of metavariables that are used to denote subscripts, numerals and string literals:

$index, m, n$	subscripts
$id$	a literal for variable
$num$	number literal
$string, str$	quoted string literal

### 2.2 BIL syntax

BIL program is represented as a sequence of statements. Each statement performs some side-effectful computation.

$bil, seq$	$::=$	$\{s_1; \dots; s_n\}$	$S$
$stmt, s$	$::=$	$var := exp$	– assign $exp$ to $var$
		$\mathbf{jmp} e$	– transfer control to a given address $e$
		$\mathbf{cpuexn}(num)$	– interrupt CPU with a given interrupt $num$
		$\mathbf{special}(string)$	– instruction with unknown semantics
		$\mathbf{while}(exp)seq$	– eval $seq$ while $exp$ is true
		$\mathbf{if}(e)seq$	$S$ – eval $seq$ if $e$ is true
		$\mathbf{if}(e)seq_1 \mathbf{else} seq_2$	– if $e$ is true then eval $seq_1$ else $seq_2$

BIL expressions are side-effect free. Expressions include a usual set of operations on bitvectors, like arithmetic operations and converting bitvectors of one size to bitvectors of another size (casting in BIL parlance).

$exp, e$	$::=$	$(exp)$	$S$	
		$var$		– a variable
		$word$		– an immediate value
		$e_1[e_2, endian] : nat$		– load a value from address $e_2$ at storage $e_1$
		$e_1 \mathbf{with} [e_2, endian] : nat \leftarrow e_3$		– update a storage $e_1$ with binding $e_2 \leftarrow e_3$
		$e_1 \mathbf{bop} e_2$		– perform binary operation on $e_1$ and $e_2$
		$\mathbf{uop} e_1$		– perform an unary operation on $e_1$
		$\mathbf{cast} : nat[e]$		– extract or extend bitvector $e$
		$\mathbf{let} var = e_1 \mathbf{in} e_2$		– bind $e_1$ to $var$ in expression $e_2$
		$\mathbf{unknown}[string] : type$		– unknown or undefined value of a given $type$
		$\mathbf{if} e_1 \mathbf{then} e_2 \mathbf{else} e_3$		– evaluates to $e_2$ if $e_1$ is true else to $e_3$
		$\mathbf{extract} : nat_1 : nat_2[e]$		– extract or extend bitvector $e$
		$e_1 @ e_2$		– concatenate two bitvector $e_1$ to $e_2$

<i>var</i>	::=		<i>id</i> : <i>type</i>	S
<i>bop</i>	::=		+	– plus
			–	– minus
			*	– times
			/	– divide
			<i>signed</i> /	– signed divide
			%	– modulo
			<i>signed</i> %	– signed modulo
			«	– logical shift left
			»	– logical shift right
			»»	– arithmetic shift right
			&	– bitwise and
				– bitwise or
			<b>xor</b>	– bitwise xor
			=	– equality
			≠	– non-equality
			<	– less than
			<=	– less than or equal
			<i>signed</i> <	– signed less than
			<i>signed</i> ≤	– signed less than or equal
<i>uop</i>	::=		–	– unary negation
			¬	– bitwise complement
<i>endian, ed</i>	::=		<b>el</b>	– little endian
			<b>be</b>	– big endian
<i>cast</i>	::=		<b>low</b>	– extract lower bits
			<b>high</b>	– extract high bits
			<b>signed</b>	– extend with sign bit
			<b>unsigned</b>	– extend with zero

The type system of BIL consists of two type families - immediate values, indexed by a bitwidth, and storages (aka memories), indexed with address bitwidth and values bitwidth.

<i>type, t</i>	::=		<b>imm</b> < <i>sz</i> >	– immediate of size <i>sz</i>
			<b>mem</b> < <i>sz</i> <sub>1</sub> , <i>sz</i> <sub>2</sub> >	– memory with address size <i>sz</i> <sub>1</sub> and element size <i>sz</i> <sub>2</sub>

## 2.3 Bitvector syntax

We represent concrete bitvector operations with the following syntax. Operations marked with **sbv** are signed. All other operations are unsigned (if it does matter). Bitvector is represented by a

pair of value and size. Operations `ext` and `exts` performs extract/extend operation. The former is unsigned (i.e., it extends with zeros), the latter is signed. This operation extracts bits from a bitvector starting from `hi` and ending with `lo` bit (both ends included). If `hi` is greater than the bitwidth of the bitvector, then it is extended with zeros (for `ext` operation) or with a sign bit (for `exts`) operation.

<i>word, w</i>	::=			
		( <i>w</i> )	S	
		<i>num</i> : <i>nat</i>	S	
		1 : <i>nat</i>	S	
		<b>true</b>	S	– sugar for 1:1
		<b>false</b>	S	– sugar for 0:1
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> + <i>w</i> <sub>2</sub>	S	– plus
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> – <i>w</i> <sub>2</sub>	S	– minus
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> * <i>w</i> <sub>2</sub>	S	– times
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> / <i>w</i> <sub>2</sub>	S	– division
		<sup><i>sbv</i></sup> <i>w</i> <sub>1</sub> / <i>w</i> <sub>2</sub>	S	– signed division
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> % <i>w</i> <sub>2</sub>	S	– modulo
		<sup><i>sbv</i></sup> <i>w</i> <sub>1</sub> % <i>w</i> <sub>2</sub>	S	– signed modulo
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> << <i>w</i> <sub>2</sub>	S	– logical shift left
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> >> <i>w</i> <sub>2</sub>	S	– logical shift right
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> >>> <i>w</i> <sub>2</sub>	S	– arithmetic shift right
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> & <i>w</i> <sub>2</sub>	S	– bitwise and
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub>   <i>w</i> <sub>2</sub>	S	– bitwise or
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> xor <i>w</i> <sub>2</sub>	S	– bitwise xor
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> < <i>w</i> <sub>2</sub>	S	– less than
		<sup><i>sbv</i></sup> <i>w</i> <sub>1</sub> < <i>w</i> <sub>2</sub>	S	– signed less than
		<sup><i>bv</i></sup> <i>w</i> <sub>1</sub> · <i>w</i> <sub>2</sub>	S	– concatenation
		<b>ext</b> <i>word hi</i> : <i>sz</i> <sub>1</sub> <i>lo</i> : <i>sz</i> <sub>2</sub>	S	– extract/extend
		<b>exts</b> <i>word hi</i> : <i>sz</i> <sub>1</sub> <i>lo</i> : <i>sz</i> <sub>2</sub>	S	– signed extract/extend

## 2.4 Value syntax

Values are syntactic subset of expressions. They are used to represent expressions that are not reducible.

We have three kinds of values — immediates, represented as bitvectors; unknown values and storages (memories in BIL parlance), represented symbolically as a list of assignments:

<i>val, v</i>	::=		
		<i>word</i>	M
		<i>v</i> <sub>1</sub> <b>with</b> [ <i>v</i> <sub>2</sub> , <i>endian</i> ] : <i>nat</i> ← <i>v</i> <sub>3</sub>	M
		<b>unknown</b> [ <i>string</i> ] : <i>type</i>	M

## 2.5 Formula syntax

The following syntax is used to specify symbolic formulas in premises of judgments.

We use  $\Delta$  to denote set of bindings of variables to values. The  $\Delta$  context is represented as list of pairs. We also add a small set of operations over natural numbers, like comparison and arithmetics. Natural numbers are mostly used to reason about sizes of bitvectors, that's why they are often referred as *sz*.

We also add syntax for equality comparison for values and variables.

$\Delta$	$::=$		
		$\square$	– empty
		$\Delta[var \leftarrow val]$	– extend

<i>formula</i>	$::=$		
		<i>judgement</i>	
		<i>(formula)</i>	M
		$v_1 \neq v_2$	M
		$var_1 \neq var_2$	M
		$nat_1 > nat_2$	M
		$nat_1 = nat_2$	M
		$nat_1 \geq nat_2$	M

<i>nat, sz</i>	$::=$		
		0	M
		1	M
		8	M
		$nat_1 + nat_2$	M
		$nat_1 - nat_2$	M
		<i>(nat)</i>	M

## 2.6 Instruction syntax

To reason about the whole program we introduce a syntax for instruction. An instruction is a binary sequence of  $w_2$  bytes, that was read by a decoder from an address  $w_1$ . The semantics of an instruction is described by the *bil* program.

<i>insn</i>	$::=$		
		$\{\mathbf{addr} = w_1; \mathbf{size} = w_2; \mathbf{code} = bil\}$	S

### 3 Typing

This section defines typing rules for BIL programs. Since BIL values bears type information with them we do not need typing environment, so the rules are fairly straightforward.

$\boxed{\text{bil is ok}}$

$$\frac{\text{stmt is ok}}{\{\text{stmt}\} \text{ is ok}} \quad \text{T\_SEQ\_ONE}$$

$$\frac{\begin{array}{c} s_1 \text{ is ok} \\ s_2 \text{ is ok} \end{array}}{\{s_1; s_2\} \text{ is ok}} \quad \text{T\_SEQ\_TWO}$$

$$\frac{\begin{array}{c} s_1 \text{ is ok} \\ \{s_2; \dots; s_n\} \text{ is ok} \end{array}}{\{s_1; s_2; \dots; s_n\} \text{ is ok}} \quad \text{T\_SEQ\_REC}$$

$\boxed{\text{stmt is ok}}$

$$\frac{\begin{array}{c} \text{var} :: t \\ \text{exp} :: t \end{array}}{\text{var} := \text{exp} \text{ is ok}} \quad \text{T\_MOVE}$$

$$\frac{\text{exp} :: \text{imm} \langle \text{nat} \rangle}{\text{jmp exp is ok}} \quad \text{T\_JMP}$$

$$\frac{}{\text{cpuexn}(\text{num}) \text{ is ok}} \quad \text{T\_CPUEXN}$$

$$\frac{}{\text{special}(\text{str}) \text{ is ok}} \quad \text{T\_SPECIAL}$$

$$\frac{\begin{array}{c} e :: \text{imm} \langle 1 \rangle \\ \text{seq is ok} \end{array}}{\text{while}(e)\text{seq is ok}} \quad \text{T\_WHILE}$$

$$\frac{\begin{array}{c} e :: \text{imm} \langle 1 \rangle \\ \text{seq is ok} \end{array}}{\text{if}(e)\text{seq is ok}} \quad \text{T\_IFTHEN}$$

$$\frac{\begin{array}{c} e :: \text{imm} \langle 1 \rangle \\ \text{seq}_1 \text{ is ok} \\ \text{seq}_2 \text{ is ok} \end{array}}{\text{if}(e)\text{seq}_1 \text{ else } \text{seq}_2 \text{ is ok}} \quad \text{T\_IF}$$

$\boxed{\text{exp} :: \text{type}}$

$$\frac{}{\text{id} : t :: t} \quad \text{T\_VAR}$$

$$\frac{}{\text{num} : \text{sz} :: \text{imm} \langle \text{sz} \rangle} \quad \text{T\_INT}$$

$$\frac{}{\text{true} :: \text{imm} \langle 1 \rangle} \quad \text{T\_TRUE}$$

$$\frac{}{\text{false} :: \text{imm} \langle 1 \rangle} \quad \text{T\_FALSE}$$

$$\frac{\begin{array}{c} e_1 :: \text{mem} \langle \text{nat}, \text{sz} \rangle \\ e_2 :: \text{imm} \langle \text{nat} \rangle \end{array}}{e_1[e_2, \text{ed}] : \text{sz} :: \text{imm} \langle \text{sz} \rangle} \quad \text{T\_LOAD}$$

$$\begin{array}{c}
e_1 :: \mathbf{mem} \langle nat, sz \rangle \\
e_2 :: \mathbf{imm} \langle nat \rangle \\
e_3 :: \mathbf{imm} \langle sz \rangle \\
\hline
e_1 \mathbf{with} [e_2, ed] : sz \leftarrow e_3 :: \mathbf{mem} \langle nat, sz \rangle \quad \text{T\_STORE}
\end{array}$$

$$\begin{array}{c}
e_1 :: \mathbf{imm} \langle sz \rangle \\
e_2 :: \mathbf{imm} \langle sz \rangle \\
\hline
e_1 \mathbf{bop} e_2 :: \mathbf{imm} \langle sz \rangle \quad \text{T\_BOP}
\end{array}$$

$$\begin{array}{c}
e_1 :: \mathbf{imm} \langle sz \rangle \\
\mathbf{uop} e_1 :: \mathbf{imm} \langle sz \rangle \\
\hline
\text{T\_UOP}
\end{array}$$

$$\begin{array}{c}
e :: \mathbf{imm} \langle nat \rangle \\
\mathbf{cast} : sz[e] :: \mathbf{imm} \langle sz \rangle \\
\hline
\text{T\_CAST}
\end{array}$$

$$\begin{array}{c}
var :: t \\
e_1 :: t \\
e_2 :: t' \\
\hline
\mathbf{let} var = e_1 \mathbf{in} e_2 :: t' \quad \text{T\_LET}
\end{array}$$

$$\begin{array}{c}
\hline
\mathbf{unknown} [str] : t :: t \quad \text{T\_UNKNOWN}
\end{array}$$

$$\begin{array}{c}
e_1 :: \mathbf{imm} \langle 1 \rangle \\
e_2 :: t \\
e_3 :: t \\
\hline
\mathbf{if} e_1 \mathbf{then} e_2 \mathbf{else} e_3 :: t \quad \text{T\_ITE}
\end{array}$$

$$\begin{array}{c}
e :: \mathbf{imm} \langle sz \rangle \\
sz_1 \geq sz_2 \\
\hline
\mathbf{extract} : sz_1 : sz_2[e] :: \mathbf{imm} \langle sz_1 - sz_2 + 1 \rangle \quad \text{T\_EXTRACT}
\end{array}$$

$$\begin{array}{c}
e_1 :: \mathbf{imm} \langle sz_1 \rangle \\
e_2 :: \mathbf{imm} \langle sz_2 \rangle \\
\hline
e_1 @ e_2 :: \mathbf{imm} \langle sz_1 + sz_2 \rangle \quad \text{T\_CONCAT}
\end{array}$$

## 4 Operational semantics

### 4.1 Model of a program

Program is coinductively defined as an infinite stream of program states, produced by a step rule. Each state is represented with a triplet  $(\Delta, w, var)$ , where  $\Delta$  is a mapping from variables to values,  $w$  is a program counter, and  $var$  is a variable denoting currently active memory.

The **step** rule defines how a machine instruction is evaluated. We use “magic” rule **decode** that fetches instructions from the memory and decodes them to a BIL program.

The BIL code is evaluated using reduction rules of statements (see section 5). Then the program counter is updated with the  $w_3$ , that initially points to a byte following current instruction.

$$\boxed{\Delta, w, var \rightsquigarrow \Delta', w', var'}$$

$$\frac{\begin{array}{l} \text{delta}, w, var \mapsto \{ \mathbf{addr} = w_1; \mathbf{size} = w_2; \mathbf{code} = bil \} \\ \Delta, w_1 + w_2 \stackrel{bv}{\vdash} bil \rightsquigarrow \Delta', w_3, \{ \} \end{array}}{\Delta, w, var \rightsquigarrow \Delta', w_3, var} \quad \text{STEP}$$

$$\boxed{\text{delta}, w, var \mapsto \text{insn}}$$

$$\frac{}{\text{delta}, w, var \mapsto \text{insn}} \quad \text{DECODE}$$

## 5 Semantics of statements

The reduction rule defines transformation of a state for each statement. The state of the reduction rule consists of a pair  $(\Delta, w)$ , where  $\Delta$  is a mapping from variables to values and  $w$  is an address of a next instruction.

Two statements affect the state: **Move** statement introduces new  $var \leftarrow v$  binding in  $\Delta$ , and **Jump** affects program counter.

The **if** and **while** instructions introduce local control flow.

There is no special semantics associated with **special** and **cpuexn** statements.

$$\boxed{\Delta, word \vdash stmt \rightsquigarrow \Delta', word'}$$

$$\frac{\Delta \vdash e \rightsquigarrow v}{\Delta, w \vdash \mathbf{var} := e \rightsquigarrow \Delta[\mathbf{var} \leftarrow v], w} \quad \text{MOVE}$$

$$\frac{\Delta \vdash e \rightsquigarrow w'}{\Delta, w \vdash \mathbf{jmp} e \rightsquigarrow \Delta, w'} \quad \text{JMP}$$

$$\frac{}{\Delta, w \vdash \mathbf{cpuexn} (num) \rightsquigarrow \Delta, w} \quad \text{CPUEXN}$$

$$\frac{}{\Delta, w \vdash \mathbf{special} (str) \rightsquigarrow \Delta, w} \quad \text{SPECIAL}$$

$$\frac{\begin{array}{l} \Delta \vdash e \rightsquigarrow \mathbf{true} \\ \Delta, word \vdash seq \rightsquigarrow \Delta', word', \{ \} \end{array}}{\Delta, word \vdash \mathbf{if} (e) seq \rightsquigarrow \Delta', word'} \quad \text{IFTHEN\_TRUE}$$

$$\frac{\begin{array}{l} \Delta \vdash e \rightsquigarrow \mathbf{true} \\ \Delta, word \vdash seq \rightsquigarrow \Delta', word', \{ \} \end{array}}{\Delta, word \vdash \mathbf{if} (e) seq \mathbf{else} seq_1 \rightsquigarrow \Delta', word'} \quad \text{IF\_TRUE}$$

$$\frac{\begin{array}{l} \Delta \vdash e \rightsquigarrow \mathbf{false} \\ \Delta, word \vdash seq \rightsquigarrow \Delta', word', \{ \} \end{array}}{\Delta, word \vdash \mathbf{if} (e) seq_1 \mathbf{else} seq \rightsquigarrow \Delta', word'} \quad \text{IF\_FALSE}$$



$$\begin{array}{c}
\Delta_1 \vdash e \rightsquigarrow \mathbf{true} \\
\Delta_1, word_1 \vdash seq \rightsquigarrow \Delta_2, word_2, \{ \} \\
\Delta_2, word_2 \vdash \mathbf{while}(e)seq \rightsquigarrow \Delta_3, word_3 \\
\hline
\Delta_1, word_1 \vdash \mathbf{while}(e)seq \rightsquigarrow \Delta_3, word_3 \quad \text{WHILE} \\
\\
\Delta \vdash e \rightsquigarrow \mathbf{false} \\
\hline
\Delta, word \vdash \mathbf{while}(e)seq \rightsquigarrow \Delta, word \quad \text{WHILE\_FALSE}
\end{array}$$

$$\boxed{\Delta, word \vdash seq \rightsquigarrow \Delta', word', seq'}$$

$$\begin{array}{c}
\Delta, word \vdash s_1 \rightsquigarrow \Delta', word' \\
\hline
\Delta, word \vdash \{s_1; s_2; \dots; s_n\} \rightsquigarrow \Delta', word', \{s_2; \dots; s_n\} \quad \text{SEQ\_REC} \\
\\
\Delta, word \vdash s_1 \rightsquigarrow \Delta', word' \\
\hline
\Delta, word \vdash \{s_1; s_2\} \rightsquigarrow \Delta', word', \{s_2\} \quad \text{SEQ\_LAST} \\
\\
\Delta, word \vdash s_1 \rightsquigarrow \Delta', word' \\
\hline
\Delta, word \vdash \{s_1\} \rightsquigarrow \Delta', word', \{ \} \quad \text{SEQ\_ONE} \\
\\
\hline
\Delta, word \vdash \{ \} \rightsquigarrow \Delta, word, \{ \} \quad \text{SEQ\_NIL}
\end{array}$$

## 6 Semantics of expressions

This section describes a small step operational semantics for expressions. A symbolic formula  $\Delta \vdash e \rightarrow e'$  defines a step of transformation from expression  $e$  to an expression  $e'$  under given context  $\Delta$ .

A well formed (well typed) expression evaluates to a value expression, that is syntactic subset of expression grammar (see section 2.4).

A value can be either an immediate, represented by a bitvector, a unknown value, or a memory storage.

A memory storage is represented symbolically as a sequence of storages to the originally undefined memory. Each storage operation of size greater than 8 bits is desugared into a sequence of 8 bit storages in a big endian order.

A load operation will first reduce all sub expressions of a memory object to values and then recursively destruct the object until one of the following conditions is met:

**load-byte:** if the memory object is a storage of a **value** to an immediate (known) address that we're trying to load then the load expression is reduced to **value**.

**load-un-memory:** if the memory object is an **unknown** value, then the load expression evaluates to **unknown**.

**load-un-addr:** if the memory object is a storage to **unknown** value address then load expression evaluates to **unknown**.

$$\boxed{\Delta \vdash exp \rightsquigarrow exp'}$$

$$\begin{array}{c}
\hline
\Delta[var \leftarrow v] \vdash var \rightsquigarrow v \quad \text{VAR\_REDUCE} \\
\\
\Delta \vdash var \rightsquigarrow v \\
var \neq var' \\
\hline
\Delta[var' \leftarrow v'] \vdash var \rightsquigarrow v \quad \text{VAR\_EXTEND} \\
\\
\hline
\boxed{\phantom{\Delta}} \vdash id : type \rightsquigarrow \mathbf{unknown} [str] : type \quad \text{VAR\_UNKNOWN}
\end{array}$$

$$\begin{array}{c}
\frac{\Delta \vdash e_2 \rightsquigarrow v_2}{\Delta \vdash e_1[e_2, ed] : sz \rightsquigarrow e_1[v_2, ed] : sz} \text{ LOAD\_ADDR} \\
\frac{\Delta \vdash e_1 \rightsquigarrow v_1}{\Delta \vdash e_1[v_2, ed] : sz \rightsquigarrow v_1[v_2, ed] : sz} \text{ LOAD\_MEM} \\
\frac{}{\Delta \vdash (v_1 \mathbf{with} [w, ed] : 8 \leftarrow num : 8)[w, ed'] : 8 \rightsquigarrow num : 8} \text{ LOAD\_BYTE} \\
\frac{}{\Delta \vdash (v_1 \mathbf{with} [\mathbf{unknown} [str] : t, ed] : 8 \leftarrow v_2)[v_3, ed] : 8 \rightsquigarrow \mathbf{unknown} [str] : \mathbf{imm} < 8 >} \text{ LOAD\_UN\_ADDR} \\
\frac{w_1 \neq w_2}{\Delta \vdash (v_1 \mathbf{with} [w_1, ed] : 8 \leftarrow v_3)[w_2, ed] : 8 \rightsquigarrow v_1[w_2, ed] : 8} \text{ LOAD\_REC} \\
\frac{}{\Delta \vdash \mathbf{unknown} [str] : \mathbf{mem} < nat, sz > \rightsquigarrow \mathbf{unknown} [str] : \mathbf{imm} < sz >} \text{ LOAD\_UN\_MEM} \\
\frac{\mathbf{succ} w = w'}{\Delta \vdash v[w, \mathbf{be}] : sz \rightsquigarrow v[w, \mathbf{be}] : 8 @ v[w', \mathbf{be}] : (sz - 8)} \text{ LOAD\_WORD\_BE} \\
\frac{\mathbf{succ} w = w'}{\Delta \vdash v[w, \mathbf{el}] : sz \rightsquigarrow v[w', \mathbf{el}] : (sz - 8) @ v[w, \mathbf{be}] : 8} \text{ LOAD\_WORD\_EL} \\
\frac{\Delta \vdash e \rightsquigarrow v}{\Delta \vdash e_1 \mathbf{with} [e_2, ed] : sz \leftarrow e \rightsquigarrow e_1 \mathbf{with} [e_2, ed] : sz \leftarrow v} \text{ STORE\_VAL} \\
\frac{\Delta \vdash e \rightsquigarrow v}{\Delta \vdash e_1 \mathbf{with} [e, ed] : sz \leftarrow val \rightsquigarrow e_1 \mathbf{with} [v, ed] : sz \leftarrow val} \text{ STORE\_ADDR} \\
\frac{\Delta \vdash e \rightsquigarrow v}{\Delta \vdash e \mathbf{with} [v_1, ed] : sz \leftarrow val \rightsquigarrow v \mathbf{with} [v_1, ed] : sz \leftarrow val} \text{ STORE\_MEM} \\
\frac{\mathbf{succ} w = w' \quad \Delta \vdash \mathbf{high} : 8[w] \rightsquigarrow w_1 \quad \Delta \vdash \mathbf{low} : (sz - 8)[w] \rightsquigarrow w_2 \quad \Delta \vdash v \mathbf{with} [w, \mathbf{be}] : 8 \leftarrow w_1 \rightsquigarrow v'}{\Delta \vdash v \mathbf{with} [w, \mathbf{be}] : sz \leftarrow val \rightsquigarrow v' \mathbf{with} [w', \mathbf{be}] : (sz - 8) \leftarrow w_2} \text{ STORE\_WORD\_BE} \\
\frac{\mathbf{succ} w = w' \quad \Delta \vdash \mathbf{low} : 8[w] \rightsquigarrow w_1 \quad \Delta \vdash \mathbf{high} : (sz - 8)[w] \rightsquigarrow w_2 \quad \Delta \vdash v \mathbf{with} [w, \mathbf{be}] : 8 \leftarrow w_1 \rightsquigarrow v'}{\Delta \vdash v \mathbf{with} [w, \mathbf{el}] : sz \leftarrow val \rightsquigarrow v' \mathbf{with} [w', \mathbf{el}] : (sz - 8) \leftarrow w_2} \text{ STORE\_WORD\_EL} \\
\frac{\Delta \vdash e_1 \rightsquigarrow v}{\Delta \vdash \mathbf{let} var = e_1 \mathbf{in} e_2 \rightsquigarrow \mathbf{let} var = v \mathbf{in} e_2} \text{ LET\_HEAD} \\
\frac{\Delta[var \leftarrow v] \vdash e \rightsquigarrow val}{\Delta \vdash \mathbf{let} var = v \mathbf{in} e \rightsquigarrow val} \text{ LET\_BODY} \\
\frac{\Delta \vdash e_1 \rightsquigarrow \mathbf{true}}{\Delta \vdash \mathbf{if} e_1 \mathbf{then} e_2 \mathbf{else} e_3 \rightsquigarrow e_2} \text{ ITE\_TRUE} \\
\frac{\Delta \vdash e_1 \rightsquigarrow \mathbf{false}}{\Delta \vdash \mathbf{if} e_1 \mathbf{then} e_2 \mathbf{else} e_3 \rightsquigarrow e_3} \text{ ITE\_FALSE} \\
\frac{\Delta \vdash e_2 \rightsquigarrow v}{\Delta \vdash e_1 \mathbf{bop} e_2 \rightsquigarrow e_1 \mathbf{bop} v} \text{ BOP\_RHS} \\
\frac{\Delta \vdash e_1 \rightsquigarrow v}{\Delta \vdash e_1 \mathbf{bop} v' \rightsquigarrow v \mathbf{bop} v'} \text{ BOP\_LHS}
\end{array}$$

$$\frac{}{\Delta \vdash e \text{ bop } \mathbf{unknown} [str] : t \rightsquigarrow \mathbf{unknown} [str] : t} \text{ BOP\_UNK\_RHS}$$

$$\frac{}{\Delta \vdash \mathbf{unknown} [str] : t \text{ bop } e \rightsquigarrow \mathbf{unknown} [str] : t} \text{ BOP\_UNK\_LHS}$$

$$\frac{}{\Delta \vdash w_1 + w_2 \rightsquigarrow w_1 + w_2} \text{ PLUS}$$

$$\frac{}{\Delta \vdash w_1 - w_2 \rightsquigarrow w_1 - w_2} \text{ MINUS}$$

$$\frac{}{\Delta \vdash w_1 * w_2 \rightsquigarrow w_1 * w_2} \text{ TIMES}$$

$$\frac{}{\Delta \vdash w_1 / w_2 \rightsquigarrow w_1 / w_2} \text{ DIV}$$

$$\frac{}{\Delta \vdash w_1 \overset{\text{signed}}{/} w_2 \rightsquigarrow w_1 \overset{\text{sbv}}{/} w_2} \text{ SDIV}$$

$$\frac{}{\Delta \vdash w_1 \% w_2 \rightsquigarrow w_1 \% w_2} \text{ MOD}$$

$$\frac{}{\Delta \vdash w_1 \overset{\text{signed}}{\%} w_2 \rightsquigarrow w_1 \overset{\text{sbv}}{\%} w_2} \text{ SMOD}$$

$$\frac{}{\Delta \vdash w_1 \ll w_2 \rightsquigarrow w_1 \ll w_2} \text{ LSL}$$

$$\frac{}{\Delta \vdash w_1 \gg w_2 \rightsquigarrow w_1 \gg w_2} \text{ LSR}$$

$$\frac{}{\Delta \vdash w_1 \ggg w_2 \rightsquigarrow w_1 \ggg w_2} \text{ ASR}$$

$$\frac{}{\Delta \vdash w_1 \& w_2 \rightsquigarrow w_1 \& w_2} \text{ LAND}$$

$$\frac{}{\Delta \vdash w_1 | w_2 \rightsquigarrow w_1 | w_2} \text{ LOR}$$

$$\frac{}{\Delta \vdash w_1 \mathbf{xor} w_2 \rightsquigarrow w_1 \mathit{xor} w_2} \text{ XOR}$$

$$\frac{}{\Delta \vdash w = w \rightsquigarrow \mathbf{true}} \text{ EQ}$$

$$\frac{}{\Delta \vdash w \neq w \rightsquigarrow \mathbf{false}} \text{ NEQ}$$

$$\frac{}{\Delta \vdash w_1 < w_2 \rightsquigarrow w_1 < w_2} \text{ LESS}$$

$$\frac{\Delta \vdash w_1 \neq w_2 \rightsquigarrow w}{\Delta \vdash w_1 \leq w_2 \rightsquigarrow w \& (w_1 < w_2)} \text{ LESS\_EQ}$$

$$\frac{}{\Delta \vdash w_1 \overset{\text{signed}}{<} w_2 \rightsquigarrow w_1 \overset{\text{sbv}}{<} w_2} \text{ SIGNED\_LESS}$$

$$\frac{\Delta \vdash w_1 \neq w_2 \rightsquigarrow w}{\Delta \vdash w_1 \overset{\text{signed}}{\leq} w_2 \rightsquigarrow w \& (w_1 \overset{\text{signed}}{<} w_2)} \text{ SIGNED\_LESS\_EQ}$$

$$\begin{array}{c}
\frac{\Delta \vdash e \rightsquigarrow v}{\Delta \vdash \text{uop } e \rightsquigarrow \text{uop } v} \quad \text{UOP} \\
\\
\frac{}{\Delta \vdash \neg \mathbf{true} \rightsquigarrow \mathbf{false}} \quad \text{NOT\_TRUE} \\
\frac{}{\Delta \vdash \neg \mathbf{false} \rightsquigarrow \mathbf{true}} \quad \text{NOT\_FALSE} \\
\frac{\Delta \vdash e_2 \rightsquigarrow v_2}{\Delta \vdash e_1 @ e_2 \rightsquigarrow e_1 @ v_2} \quad \text{CONCAT\_RHS} \\
\frac{\Delta \vdash e_1 \rightsquigarrow v_1}{\Delta \vdash e_1 @ v_2 \rightsquigarrow v_1 @ v_2} \quad \text{CONCAT\_LHS} \\
\\
\frac{}{\Delta \vdash \mathbf{unknown} [str] : t @ v_2 \rightsquigarrow \mathbf{unknown} [str] : t} \quad \text{CONCAT\_LHS\_UN} \\
\frac{}{\Delta \vdash v_1 @ \mathbf{unknown} [str] : t \rightsquigarrow \mathbf{unknown} [str] : t} \quad \text{CONCAT\_RHS\_UN} \\
\\
\frac{}{\Delta \vdash w_1 @ w_2 \rightsquigarrow w_1 \overset{bv}{\cdot} w_2} \quad \text{CONCAT} \\
\frac{\Delta \vdash e \rightsquigarrow v}{\Delta \vdash \mathbf{extract} : sz_1 : sz_2 [e] \rightsquigarrow \mathbf{extract} : sz_1 : sz_2 [v]} \quad \text{EXTRACT\_REDUCE} \\
\\
\frac{}{\Delta \vdash \mathbf{extract} : sz_1 : sz_2 [\mathbf{unknown} [str] : t] \rightsquigarrow \mathbf{unknown} [str] : t} \quad \text{EXTRACT\_UN} \\
\\
\frac{}{\Delta \vdash \mathbf{extract} : sz_1 : sz_2 [w] \rightsquigarrow \mathbf{ext } w \text{ hi} : sz_1 \text{ lo} : sz_2} \quad \text{EXTRACT} \\
\\
\frac{\Delta \vdash e \rightsquigarrow v}{\Delta \vdash \mathbf{cast} : sz [e] \rightsquigarrow \mathbf{cast} : sz [v]} \quad \text{CAST\_REDUCE} \\
\\
\frac{}{\Delta \vdash \mathbf{low} : sz [w] \rightsquigarrow \mathbf{ext } w \text{ hi} : (sz - 1) \text{ lo} : 0} \quad \text{CAST\_LOW} \\
\\
\frac{}{\Delta \vdash \mathbf{high} : sz [num : sz'] \rightsquigarrow \mathbf{ext } num : sz' \text{ hi} : sz' \text{ lo} : (sz' - sz)} \quad \text{CAST\_HIGH} \\
\\
\frac{}{\Delta \vdash \mathbf{signed} : sz [w] \rightsquigarrow \mathbf{exts } w \text{ hi} : (sz - 1) \text{ lo} : 0} \quad \text{CAST\_SIGNED} \\
\\
\frac{}{\Delta \vdash \mathbf{unsigned} : sz [w] \rightsquigarrow \mathbf{low} : sz [w]} \quad \text{CAST\_UNSIGNED} \\
\\
\boxed{\mathbf{succ } w_1 = \mathit{exp}} \\
\\
\frac{}{\mathbf{succ } num : sz = num : sz_1 \overset{bv}{+} 1 : sz_1} \quad \text{SUCC}
\end{array}$$