🤯
Learning...
-
Saya For Everyone (sayafe.org)
- Turkey
-
14:48
(UTC +03:00) - beryesa.com
- https://gitlab.com/Beryesa
Language: Verilog
All languages
ActionScript
C
C#
C++
CMake
CSS
Clojure
D
Dart
Elixir
GDScript
Go
HTML
Handlebars
Haskell
Java
JavaScript
Jinja
Jupyter Notebook
Just
Kotlin
Lua
Makefile
Markdown
Meson
Nim
Objective-C
PHP
Pascal
PowerShell
Python
QML
Ruby
Rust
SCSS
ShaderLab
Shell
Swift
TypeScript
VHDL
Vala
Verilog
Visual Basic .NET
Vue
XSLT
Zig
Nothing to show
Sort by: Most stars
Starred repositories
2
stars
written in Verilog
Clear filter
5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.