AlexiaChen
Follow
🎯
Focusing
Life long learner.
-
Freelancer
- Kunming, China
-
15:15
(UTC +08:00) - https://github.com/AlexiaChen/AlexiaChen.github.io/issues
- @foo_hack
Lists (32)
Sort Name ascending (A-Z)
AI
880 repositories
App
257 repositories
Backend
370 repositories
Blockchain
156 repositories
C-and-Cpp
158 repositories
CG
108 repositories
Cloud-container
140 repositories
Crypto
261 repositories
Database
289 repositories
DataScience
88 repositories
Datastructure-Algorithm
72 repositories
DeFi
294 repositories
DevOps
190 repositories
Distributed System
64 repositories
Doc-resources
547 repositories
Frontend
325 repositories
game
55 repositories
golang
207 repositories
Image-processing
132 repositories
IoT
87 repositories
Java
62 repositories
Math
95 repositories
Network
309 repositories
OS
149 repositories
Python
131 repositories
robot
7 repositories
Rust
344 repositories
security
298 repositories
Test
58 repositories
Tools
644 repositories
Video-Audio-Streming
218 repositories
VM-Compiler
185 repositories
- All languages
- ANTLR
- Agda
- Assembly
- Astro
- Batchfile
- C
- C#
- C++
- CMake
- CSS
- Cairo
- Circom
- Clojure
- CoffeeScript
- Common Lisp
- Coq
- Cuda
- Cython
- Dart
- Dockerfile
- Elixir
- Emacs Lisp
- Erlang
- F#
- F*
- Fortran
- FreeMarker
- Frege
- Git Attributes
- Go
- Groovy
- HCL
- HTML
- Handlebars
- Haskell
- Idris
- JSON
- Java
- JavaScript
- Jinja
- Jsonnet
- Julia
- Jupyter Notebook
- Kotlin
- LLVM
- Lean
- Less
- Logos
- Lua
- M4
- MATLAB
- MDX
- Makefile
- Markdown
- Metal
- Mojo
- Move
- Mustache
- NSIS
- Nim
- Nunjucks
- OCaml
- Objective-C
- Objective-C++
- Odin
- PEG.js
- PHP
- PLpgSQL
- Pascal
- Perl
- PostScript
- PowerShell
- Prolog
- Python
- QML
- R
- Racket
- Reason
- Rich Text Format
- Roff
- Ruby
- Rust
- SCSS
- SWIG
- Sage
- Scala
- Scheme
- Shell
- Smarty
- Solidity
- Starlark
- Stylus
- Svelte
- Swift
- SystemVerilog
- TLA
- TeX
- TypeScript
- Typst
- V
- VBScript
- Verilog
- Vim Script
- Vue
- WebAssembly
- Wikitext
- XSLT
- YAML
- Zig
Starred repositories
3
stars
written in Verilog
Clear filter
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.