{"payload":{"header_redesign_enabled":false,"results":[{"id":"163774436","archived":false,"color":"#DAE1C2","followers":6,"has_funding_file":false,"hl_name":"AkshayXPatil/Design-verification","hl_trunc_description":"UVM and Systemverilog based test benches for functional verification of a RAM module","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":163774436,"name":"Design-verification","owner_id":46284478,"owner_login":"AkshayXPatil","updated_at":"2019-01-02T03:30:33.434Z","has_issues":true}},"sponsorable":false,"topics":["verification","systemverilog","hdl","uvm"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAkshayXPatil%252FDesign-verification%2B%2Blanguage%253ASystemVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/AkshayXPatil/Design-verification/star":{"post":"r-ynNyZrpVA3i0D9OfLK0c51Z2baPIDAE2heJQExndjHKDgT7pbazfc7AQNpkA2ZHa0__yG7Qgc_AfOonL8tiA"},"/AkshayXPatil/Design-verification/unstar":{"post":"QMFHe3fR0g5dQozWFV4IREvUk5Y2xcUXoAE8-Z7BnpV_1Z7GJ57w3WoTiZyE_uK8hklj82ALQV6EURqjJ3dU1g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"YKtRSeIFI608lT7O0OhWksqnEsOJCm-huEzUDk4yIgYt29Jhj-F-FmPaozeHLxzSkWYNYL5vEV62APaSdL3CnA"}}},"title":"Repository search results"}