Advanced Accelerator Adapter

Electro-Mechanical Specification

Workgroup Specification

Revision 1.0 (November 8, 2017)

 $\sum_{i=1}^{n}$ <u>r</u> **PONOVER**

[www.openpowerfou](http://www.openpowerfoundation.org)[ndation.org](http://openpowerfoundation.org)

Advanced Accelerator Adapter: Electro-Mechanical Specification

25G IO Interoperability Mode Work Group <25giomode-chair@openpowerfoundation.org> OpenPower Foundation

Revision 1.0 (November 8, 2017) Copyright © 2017 OpenPOWER Foundation

All capitalized terms in the following text have the meanings assigned to them in the OpenPOWER Intellectual Property Rights Policy (the ["OpenPOWER IPR Policy](https://members.openpowerfoundation.org/document/dl/596)"). The full Policy may be found at the OpenPOWER website or are available upon request.

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published, and distributed, in whole or in part, without restriction of any kind, provided that the above copyright notice and this section are included on all such copies and derivative works. However, this document itself may not be modified in any way, including by removing the copyright notice or references to OpenPOWER, except as needed for the purpose of developing any document or deliverable produced by an OpenPOW-ER Work Group (in which case the rules applicable to copyrights, as set forth in the OpenPOWER IPR Policy, must be followed) or as required to translate it into languages other than English.

The limited permissions granted above are perpetual and will not be revoked by OpenPOWER or its successors or assigns.

This document and the information contained herein is provided on an "AS IS" basis AND TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, THE OpenPOWER Foundation AS WELL AS THE AUTHORS AND DEVELOPERS OF THIS STANDARDS FINAL DELIVERABLE OR OTHER DOCUMENT HEREBY DISCLAIM ALL OTHER WARRANTIES AND CONDITIONS, EITHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES, DUTIES OR CONDITIONS OF MERCHANTABILITY, OF FITNESS FOR A PARTICULAR PURPOSE, OF ACCURACY OR COMPLETENESS OF RESPONSES, OF RESULTS, OF WORKMANLIKE EFFORT, OF LACK OF VIRUSES, OF LACK OF NEGLIGENCE OR NON-INFRINGEMENT.

OpenPOWER, the OpenPOWER logo, and openpowerfoundation.org are trademarks or registered trademarks of OpenPOWER Foundation, Inc., registered in many jurisdictions worldwide. Other company, product, and service names may be trademarks or service marks of others.

Abstract

This document defines an electro-mechanical specification for advanced accelerator adapters within the OpenPOWER eco-system supported by IBM® POWER9™. POWER9 modules present a 25Gbps interface organized into groups of 8 bit-lanes. Innovation within the community is encourgaged for systems that support accelerated computing and the accelerator adapters needed to make heterogeneous / accelerated computing solutions available to the market.

This document is a Standard Track, Workgroup Specification work product owned by the 25G IO Interoperability Compatability Workgroup and handled in compliance with the requirements outlined in the *OpenPOWER Foundation Work Group (WG) Process* document. It was created using the *Document Development Guide* version 1.1.0. Comments, questions, etc. can be submitted to the public mailing list for this document at <25giomode-p9_25gbps_phy@mailinglist.openpowerfoundation.org>.

Table of Contents

List of Figures

List of Tables

Preface

1. Conventions

The OpenPOWER Foundation documentation uses several typesetting conventions.

Notices

Notices take these forms:

Note

A handy tip or reminder.

Important

Something you must be aware of before proceeding.

Warning

Critical information about the risk of data loss or security issues.

Changes

At certain points in the document lifecycle, knowing what changed in a document is important. In these situations, the following conventions will used.

- *New text will appear like this.* Text marked in this way is completely new.
- **Deleted text will appear like this.** Text marked in this way was removed from the previous version and will not appear in the final, published document.
- Changed text will appear like this. Text marked in this way appeared in previous versions but has been modified.

Command prompts

In general, examples use commands from the Linux operating system. Many of these are also common with Mac OS, but may differ greatly from the Windows operating system equivalents.

For the Linux-based commands referenced, the following conventions will be followed:

- **\$ prompt** Any user, including the root user, can run commands that are prefixed with the \$ prompt.
- **# prompt** The root user must run commands that are prefixed with the # prompt. You can also prefix these commands with the **sudo** command, if available, to run them.

Document links

Document links frequently appear throughout the documents. Generally, these links include a text for the link, followed by a page number in parenthesis. For example, this link, [Preface \[vii\]](#page-6-0), references the [Preface](#page-6-0) chapter on page [vii.](#page-6-0)

2. Document change history

This version of the guide replaces and obsoletes all earlier versions.

The following table describes the most recent changes:

1. Introduction

1.1. Scope

This document defines an electro-mechanical specification for advanced accelerator adapters within the OpenPOWER eco-system supported by IBM® POWER9™. POWER9 modules present a 25Gbps interface organized into groups of 8 bit-lanes. Innovation within the community is encourgaged for systems that support accelerated computing and the accelerator adapters needed to make heterogeneous / accelerated computing solutions available to the market.

This document defines two accelerator approaches. The first approach is a mezzanine card attached to the system planar via two connectors. This approach is defined in [Part I, "Mezzanine](#page-9-0) [Adapter Card" \[2\]](#page-9-0). The second approach is via cable and is defined in [Part II, "Cabled Interface](#page-31-0) [Extension" \[24\].](#page-31-0) While the accelerator card form factor is not defined in this specification [Part II,](#page-31-0) ["Cabled Interface Extension" \[24\]](#page-31-0) assumes a PCIe® card for illustration.

The electrical characteristics of the 25Gbps channel are defined in [Part III, "25 Gbit/sec Electrical](#page-45-0) [Channel" \[38\].](#page-45-0)

1.2. Conformance to this Specification

Mezzanine adapter cards and systems designed to accept them must satisfy the requirements defined in [Part I, "Mezzanine Adapter Card" \[2\].](#page-9-0)

Cabled adapter cards and systems designed to accept them must satisfy the requirements defined in [Part II, "Cabled Interface Extension" \[24\]](#page-31-0).

Systems, adapter cards, and the chip/modules that provide the channel endpoints must satisfy the requirements defined in [Part III, "25 Gbit/sec Electrical Channel" \[38\]](#page-45-0).

Part I. Mezzanine Adapter Card

This part describes the mezzanine adapter card for OpenPOWER systems based on the POWER9™ processor. These adapter cards attach to the 25 gbit/sec interface native to the POWER9 and plug into the mezzanine card connectors.

This specification describes the system level details required of mezzanine add-in cards. This specification is constrained to the use of the tested and verified connector technology and IO assignments. It also includes an overview of the mechanical requirements including system level airflow and pressure drop requirements.

2. System Mechanical Details

Table of Contents

This section describes the mechanical constraints and details of designing the Advanced Accelerator Adapter add in card.

2.1. Mezzanine Card Connectors

Adapter add-in cards use high-speed array connectors as the electrical interface to the system planar. The connector is a 400 pin, 4mm stack height, high-speed interconnect. The reference system planar uses the plug connector (FCI PN 84740-102LF). The adapter add-in card is required to use a compatible receptacle connector. An example/reference connector known to be compati-ble and demonstrated in this application is FCI PN 74221-101LF (see [Figure 2.1, "Reference System](#page-11-1) [Planar Connector \(MEG-Array® 84740-102LF\)" \[4\]](#page-11-1). Each add-in card co-docks two connectors, one of which is primarily for high speed signals and the other for power and lower speed signals. Co-docking these connectors drive the specific PCB tolerances described in [Section 2.2,](#page-11-0) "Adapter Mezzanine Card Outline" $[4]$. The low nominal pin wipe in the connectors drives specific mechanical tolerances on the bottom side stiffener, detailed in [Section 2.3, "Mezzanine](#page-16-0) [Card Mechanical and Attachment Requirements" \[9\]](#page-16-0) .

Figure 2.1. Reference System Planar Connector (MEG-Array® 84740-102LF)

Figure 2.2. Reference Mezzanine Card Plug connector (MEG-Array® 74221-101LF)

2.2. Adapter Mezzanine Card Outline

The top view of the mezzanine card outline is shown in [Figure 2.3, "Top view of the reference](#page-13-0) [mezzanine card outline with North direction indicator; dimensions in millimeters" \[6\]](#page-13-0) and a bottom view of the mezzanine card is shown in [Figure 2.4, "Bottom view of the reference mezzanine](#page-14-0) [card with datum identification, connector placement and pin identification" \[7\]](#page-14-0) . The maximum add-in card planar dimensions are 78mm x 140mm. For orientation in the system, the north side of the card is identified on the drawing. Of particular note is the alignment hole tolerance. Two alignment pins are used to orient the card within the system. The origin pin (south side) drives the alignment and docking of the card to the planar. This feature is critical for proper alignment of the add-in card and the system planar. The north side alignment pin is used to provide angular alignment and may be slotted on the card for hole positional tolerance.

The dimensions for mounting holes are depicted in [Figure 2.3, "Top view of the reference mezzanine](#page-13-0) [card outline with North direction indicator; dimensions in millimeters" \[6\].](#page-13-0) The alignment holes and pins A1 and K40 are depicted in [Figure 2.3, "Top view of the reference mezzanine card outline](#page-13-0) [with North direction indicator; dimensions in millimeters" \[6\]](#page-13-0). The orientation and connector identification (1 and 2) is also defined in this view as well as the location of two copper grounding pads located between the connector pair. Additional details for add-in card grounding requirements are detailed in [Section 2.3, "Mezzanine Card Mechanical and Attachment Requirements" \[9\].](#page-16-0) The dimensions and tolerances for the connector pin holes and alignment holes are required to be replicated to add-in cards in order to ensure proper co-docking.

Figure 2.3. Top view of the reference mezzanine card outline with North direction indicator; dimensions in millimeters

Figure 2.4. Bottom view of the reference mezzanine card with datum identification, connector placement and pin identification

Maximum component height on the top side of the card is approximately 66mm. The total height of adapter cards must be less than 71.75mm. It is preferred that the card extend the full height (including the heat sink), or provide airflow blocking features. This is covered in the [Section 2.5, "Adapter](#page-20-0) [Thermal Requirements" \[13\].](#page-20-0)

Figure 2.5. Mezzanine Card Height restriction

Figure 2.6. Mezzanine Card Envelope

2.3. Mezzanine Card Mechanical and Attachment Requirements

A stiffener is required on the bottom side of the add-in cards to ensure that the connectors are appropriately loaded. The stiffener requires a minimum thickness of 3.93 +/- 0.1 mm with a minimum insulator thickness of 0.125 mm on the bottom of the stiffener. For the reference card design the total thickness of stiffener and insulators (bottom and top insulators with adhesive) is to be 4.18 +/- .12 mm to ensure proper mating of the MEG-Array connectors.

Note

This stack-up has been statistically analyzed to maximize pin wipe of the MEG-Array connectors but also directs clamp loads through the stiffener and not the MEG-Array connectors. See [Figure 2.7, "Reference Card Stiffener and Insulator Detail" \[9\].](#page-16-1)

Figure 2.7. Reference Card Stiffener and Insulator Detail

The stiffener is required to be full thickness around the mounting locations, but can be less than full thickness in other locations to allow for components to be placed on the bottom side of the mezzanine card. The design of the stiffener should allow full force insertion of the connectors (for example, at ~ 31lbf per the reference MEG-Array connector) and maintain integrity of the BGA grid on the connector.

Note

Care should be taken when designing bottom side stiffener (as well as top side stiffener if required) to minimize board strain in the area around the connector BGA to reduce damage to the connector and solder joints during card insertion and extraction.

The stiffener is required to include two conductive fabric over foam gaskets to touch the copper grounding pads dimensioned in [Figure 2.3, "Top view of the reference mezzanine card outline with](#page-13-0) [North direction indicator; dimensions in millimeters" \[6\];](#page-13-0) Schlegel profile E1B with a nominal compression of 0.265 mm is preferred (gasket attach plane would be nominally inset 0.35mm from the bottom stiffener plane to achieve this compression). This fabric over foam gaskets should also electrically connect to the adapter card bottom stiffener and provide a ground path the card. This is chassis ground.

The System planar should have a package keep-out for the full 78 mm x 140 mm on the top side on the main planar. However, top side traces are allowed in this region. Add-in cards must insure that areas of the adapter card that are in contact with the main planar are electrically isolated (with the exception of the conductive foam gaskets). It is recommended that a thin insulator (.125mm) be use for this purpose. Non-conductive coatings may be used, but may not be consider the primary method of isolation and damage mitigation to the planar card.

Attachment to the planar is by 8 threaded fasteners at the mounting locations noted in figure 2 (and included in the appendix drawing). These 8 mounting locations are defined as M3 x 0.5 and the threaded depth is 5 mm. accounting for a planar thickness of 3.01mm, the maximum threaded depth beyond the bottom surface to the adapter card is 8mm. An exposed threaded fastener with a length between 6.5 and 7.5mm from bottom of the adapter card should be used.

Figure 2.8. Bottom view ReferenceMezzanine Card with Stiffener

Removing the mezzanine card from the system planar requires an upward force to un-mate the connectors.

2.4. Operating conditions

Mechanical qualification (operational and non-operational) for adapter add-in cards should be performed at a system level. The suggested environmental product specifications are presented below for reference.

2.4.1. Runtime Specification

- Useful operational life of 5 years
- Maximum of 8,760 power-on-hours per year (typical 8,640)
- Nominal ambient input air temperature of 25C
- Ambient temperature range of 5C to 40C
- Relative humidity range of 8% to 85%
- Air Quality is that of a typical business office (Class G1 & P1)
- Altitude range of 0 to 3050 meters (see dry bulb temperature degrade table for details of max altitude at given ambient temperature)
- Nominal AC power input
- Nominal usage of 100% during the power-on-hours for electronics
- No preventive maintenance

2.4.2. Temperature, Humidity and Altitude

This section defines the storage, shipping and operational atmospheric environmental limitation for which the product should handle without physical and functional degradation. The system units should conform to these requirements in both horizontal and vertical configurations. The system units should comply with the classifications detailed in [Table 2.1, "Enviromental Specifica](#page-19-0)[tions" \[12\]](#page-19-0).

Table 2.1. Enviromental Specifications

2.4.3. Shock and Vibration

Table 2.2. Shock and Vibration Specification

2.5. Adapter Thermal Requirements

This thermal section will describe the minimum requirements for a single add-in card site, but is applicable to multiple sites. Due to slight variance in the airflow within the system, the site with the minimum requirements will be described in this section.

The expected boundary condition for the adapter site is for airflow to enter the front (card south side) on the site and is exhausted toward the rear of the system (card north side). Airflow is not expected to exit the boundary to the left or right and the mounted heatsink solution must ensure that a does not happen as it may interfere with the operation of the system.

[Table 2.3, "Boundary Conditions" \[13\]](#page-20-1) summarizes the inlet and outlet conditions. Depending on the system planar layout, the adapter site or sites could be directly behind the processors. The slots must accept pre-heated air under the conditions for operation detailed in [Table 2.3, "Boundary](#page-20-1) [Conditions" \[13\]](#page-20-1).

Table 2.3. Boundary Conditions

Air flow distribution across the system is accomplished by managing the impedance of the processor and the adapter heatsinks. It is important that the adapter card adheres to the impedance requirements described in this section. In order to maintain proper airflow within the system, the cooling solution must restrict the flow such that all of the air passes through the heatsink and does not provide an airflow bypass path above or around the heatsink. The total pressure drop across the heatsink must include the entire area as outlined in [Figure 2.10, "Impedance](#page-21-1) [Area" \[14\]](#page-21-1). The allowable range of heatsink impedance is shown in [Figure 2.9, "Allowable](#page-21-0) [Heatsink Impedance" \[14\],](#page-21-0) which outlines the upper and lower bounds of the heatsink impedance. The bounds help ensure adequate airflow balancing for all components that may go into the adapter slots.

Allowable Heatsink Impedance

3. System Electrical Details

Table of Contents

This section details the power delivery capability and pinout of the connectors labeled 1 and 2 in [Figure 2.3, "Top view of the reference mezzanine card outline with North direction indicator;](#page-13-0) [dimensions in millimeters" \[6\]](#page-13-0).

3.1. Power Delivery Capability

[Table 3.1, "System power delivery capability per add-in card \(set of 2 connectors\)" \[15\]](#page-22-3) details the typical power delivery capability of the system as a function of voltage domain per add-in card. All amperages are assumed to be equally distributed amongst all pins on that domain.

Table 3.1. System power delivery capability per add-in card (set of 2 connectors)

The system capacitance is 10uF for 5V without an inductor requirement.

The system capacitance is 10uF for 12V without an inductor requirement.

The capacitance recommendations for the adapter card are as follows:

- The maximum capacitance for 12V on the adapter card shall not exceed 1mF. (Required to meet the power initialization timing requirements.)
- The maximum capacitance for 5V on the adapter card card shall not exceed 300uF.

3.2. Power Initialization Timing

The power initialization timing from the planar to the mezzanine card is detailed in [Figure 3.1,](#page-23-1) ["Mezzanine OP Card Power Initialization" \[16\]](#page-23-1). As can be seen, 12V ramps to max over a duration of 20 to 100 ms, followed by a timeout of 1 to 2000 ms, after which 5V ramps to max over a duration of 1 to 20 ms. PWR_EN rises after 12V and 5V are stable typically 1 millisecond after T3 shown in [Figure 3.1, "Mezzanine OP Card Power Initialization" \[16\].](#page-23-1)

Figure 3.1. Mezzanine OP Card Power Initialization

3.3. Power Down Timing

The adapter card is powered down by de-asserting the PWR_EN signal. The power rails from the system remain on during this time. If the system turns off the adapter device power, it is assumed that the devices internal power rails stays powered on for 1 millisecond after PWR_EN de-assertion.

3.4. Adapter device wiring for OpenCAPI 3.0

The above diagram illustrates one POWER9 CPU module. There are 32 available lanes for OpenCAPI use. The lanes are divided into four 8 Lane groups. This diagram also details the two 8 lane groups that are not compatible with OpenCAPI.

Figure 3.3. Mezzanine Card Lane Identification

The Mezzanine Card pinout is pre-defined and contains six 8-lane ports (OP0-OP5). These pin assignments are defined in [Section 3.6, "Connector 1 Pinout" \[20\].](#page-27-0) The implementation and assignment of the available ports is determined by the developer's needs and requirements.

Potential use cases would be:

- 1. Developing the Mezzanine card for a pre-defined backplane. Care must be taken to ensure that the chosen ports and pin assignments of the Mezzanine card match the backplane wiring. The chosen lanes must be attached to the valid OpenCAPI 3.0 lanes from the Power 9 planar.
- 2. Developing the Mezzanine card and the backplane. The developer has more freedom in this case to maximize the lane use and backplane wiring. The port use would be determined by the developer's application which would potentially factor in system planar component layout, number of CPU's and wiring plane restrictions. The chosen lanes must attach to the valid OpenCAPI 3.0 lanes from the selected Power 9 module.

Note

There are 6 lanes groups on the Mezzanine card and 4 lane groups from the Power 9. The developer's use of each group is determined by their application.

3.5. Adapter Physical card diagram

3.6. Connector 1 Pinout

[Figure 3.5, "Connector 1 Pinout" \[20\]](#page-27-1) details the pinout of connector 1 (see [Figure 2.3, "Top view](#page-13-0) [of the reference mezzanine card outline with North direction indicator; dimensions in millimeters" \[6\]](#page-13-0) for placement definition).

Connector Directivity Example: OP3_RX7_N means that the receiver is on the OP card and the transmitter is on the system planar, while OP3_TX7_N means that the transmitter is on the OP card and the receiver is on the system planar.

The source spreadsheet for the Connector 1 pinout is available at [https://members.openpowerfoundation.org/document/dl/1159.](https://members.openpowerfoundation.org/document/dl/1159)

Figure 3.5. Connector 1 Pinout

3.7. Connector 2 Pinout

[Figure 3.6, "Connector 2 Pinout" \[21\]](#page-28-1) details the pinout of connector 2 (see [Figure 2.3, "Top view](#page-13-0) [of the reference mezzanine card outline with North direction indicator; dimensions in millimeters" \[6\]](#page-13-0) for placement definition).

Connector Directivity Example: OP3_RX7_N means that the receiver is on the OP card and the transmitter is on the system planar, while OP3_TX7_N means that the transmitter is on the OP card and the receiver is on the system planar.

The source spreadsheet for the Connector 2 pinout is available at [https://members.openpowerfoundation.org/document/dl/1159.](https://members.openpowerfoundation.org/document/dl/1159)

Figure 3.6. Connector 2 Pinout

3.8. Sideband Signals

The following are the sideband signals present:

for each adapter device gathered together and fed to power sequencer. Care must be taken that this signal does not activate before PWR_EN and PWR_GOOD is valid. It is recommended that this signal be ANDED with PWR_EN at minimum since PWR GOOD is optional and pulled up when not used.

INT_RST_N Reset to adapter device controlled by Processor I2C bus. This signal must have a pullup to 3.3V on the Mezzanine card.

PRSNT_1A/2A/1B/2B presence detect loop. Short PRSNT_1A to PRSNT_1B and short PRSNT_2A to PRSNT_2B on adapter device. Motherboard uses these to form a presence detect loop that is only true when the card is fully and correctly seated. Signal is used by JTAG scan ring bypass logic & pcie device prsnt detect logic

Note

1.8V and 3.3V levels imply +/- 10% inclusive of AC+DC variations.

3.9. PCI-e Express Interface

Each Mezzanine card has a x2 PCI Express (PCIe) interface that can be used in many ways, with one being sideband support for configuration. [Section 3.7, "Connector 2 Pinout" \[21\]](#page-28-0) shows this interface labeled as PE0. This interface is compliant with PCI Express base Specifications.

Part II. Cabled Interface Extension

This part describes the use of a cabled connection to an adapter card. It uses a PCIe™ card as an example but the cabled extension does not require the adapter card be PCIe.

4. Advanced Accelerator Adapter Cable Interface Guidelines

Table of Contents

4.1. Power9 Advanced Accelerator Cable Interface

Power9 platforms support the optional cabling of the 25 Gbit/s Advanced Accelerator Interface to the advanced accelerator adapter in a riser card plugged into a PCIe slot in the same system. In addition, the adapter could be located in different drawer of the rack. This chapter contains information on topologies, connectivity, and routing guidelines for the advanced accelerator adapter cable interface. Refer to [Part I, "Mezzanine Adapter Card" \[2\]](#page-9-0) for the non-cabled version of the interface.

4.1.1. Advance Accelerated Cable (AAC) Interconnection

The end-to-end AAC interconnection consists of the host board, the AAC cable, and the carrier card as shown in [Figure 4.1, "Mechanical Components of Advanced Accelerator Cable Interface" \[25\]](#page-32-2)

Figure 4.1. Mechanical Components of Advanced Accelerator Cable Interface

Figure 4.2. Electrical Components of Advanced Accelerator Cable (AAC) Interface

4.1.2. PCIe Carrier Card Layout Guidelines

4.1.2.1. Example Stack-up

[Figure 4.3, "Example of PCIe Carrier Card Stack-up" \[26\]](#page-33-0) is an example stack-up for the PCIe carrier card that supports the advanced accelerator cable interface. This example stack-up is used to calculate the trace geometry used in this document. Skip or blind via technology and low loss material are assumed. To minimize via length signals should be routed toward the top layers where the connector resides.

Figure 4.3. Example of PCIe Carrier Card Stack-up

4.1.2.2. Signal Routing Guidelines

[Figure 4.4, "PCIe Carrier Routing Topology" \[27\]s](#page-34-0)hows the routing topology of the PCIe carrier card for AAC interface.

Figure 4.4. PCIe Carrier Routing Topology

Table 4.2. PCIe Carrier Routing Guidelines

4.1.2.3. Micro-strip Routing Guidelines

This section contains the connector and co-processor break-out routing guidelines for the PCIe carrier card.

4.1.2.3.1. Guideline 1: AC Coupled Capacitor

- AC coupling capacitor must be located on the PCIE carrier card for both Rx and Tx directions.
- Use 47nF 200nF capacitor for all Tx and Rx signals
- 12 mils diameter circular pad size
- 12 mils air-gap between pads

4.1.2.3.2. Guideline 2: Signal Blind Via and Anti-pad

• Signal blind via pads must be voided (anti-pad) in the GND plane below. Minimum void size is equal to pad size in the constraint area of co-processor break-out, but it should be a regular antipad size in the open area.

- Avoid signal crossing blind via GND void
- Prefer signal break-out in top and $1st$ signal layer for 1-layer-depth via to minimize active via length
- GND return via is required for each signal via, placed symmetrically 0.8 mm away
- Differential via pitch in open-area = 20 mils
- Via drill diameter = 10 mils
- Via finish plated diameter $= 8$ mils
- Via pad diameter $= 15.7$ mils
- Via anti-pad in co-processor break-out area = 24x24 mils square
- Via anti-pad in open area = 28x28 mils square

28x28 mils square anti-pad In open area

• Immediately match trace length at break-out to minimize serpentine compensation for phase matching rule in the open area. As shown as an example below: the before and after matching reduces the phase tolerance from 12 mils to 1 mils.

4.1.2.3.3. Guideline 3: 74-pin Connector Break-out

- Maximum micro-stripline length = 200 mils
- Minimum micro-stripline spacing = 40 mils
- Example of connector break-out

• Void GND reference plane below the signal pads, minimum void dimensions of $1x1.3mm$ as shown

Anti-pad $1mm \times 1.3mm$

• Avoid signals crossing connector anti-pad void

• Connect GND pads to common shape in the middle of the rows as shown

Smooth out the bending wire through out the design

4.2. Advanced Accelerator Cable

The advanced accelerator cable connecting the host board to the PCIe carrier card is shown in [Figure 4.5, "Internal Cable Connection" \[30\].](#page-37-1) The right angle 74-pin connector should be used and placed at the end of the PCIe card toward the CPU side. If the 74-pin vertical connector is selected, interference with the neighboring PCIe card may result.

Figure 4.5. Internal Cable Connection

Figure 4.6. Advanced Accelerator Cable Circuit Schematic

I2C (SCL/SDA) and INT/RST voltage level is 3.3V +/- 10%

Cable_Pre_Det must have a 49.9 ohm pull-down to GND resistor located on the adapter card.

4.2.1. Cable/Connector Pin Mapping

The interconnect allows lane and polarity reversal. Pin swapping is not allowed. Host connector pin ordering and list are shown in [Figure 4.7, "Host Connector Pin Assignment" \[32\]](#page-39-0). Carrier connector pin ordering and list are shown in [Figure 4.8, "Carrier Connector Pin Assignment" \[33\].](#page-40-0)

The source spreadsheet for the connector pinouts is available at [https://members.openpowerfoundation.org/document/dl/1424.](https://members.openpowerfoundation.org/document/dl/1424)

Note: the pinout of the two connectors has been chosen such that a single twinax cable design can be used for both connections in a differential pair / lane.

Figure 4.7. Host Connector Pin Assignment

Figure 4.8. Carrier Connector Pin Assignment

4.2.2. Reference Advanced Accelerator Cable Solution Mechanical Description

This section contains information about a reference solution that has been used to implement this specification.

The following Amphenol® part numbers represent a family of connectors, connector hardware, and cables that may be used as a reference solution.

Reference Part Numbers

[Table 4.3, "Raw cable Characteristics" \[34\]](#page-41-0) describes the physical and electrical characteristics of the reference cable.

Table 4.3. Raw cable Characteristics

Shielded Parallel Pair

30 AWG (0.25mm) Solid Silver Plated Copper 0.66mm Nom Fluorinated Polymer, Green Tint, Parallel Pair 0.0254mm Aluminized Polyester, Foil In, Yellow Clear Polyester, Heat Sealed

Conformance

RoHS Compliant AWM Style 22018 30V 80C VW-1

Electrical

AWG: 30 Impedance: 85 Ohm +/- 5 Ohm Design: 23 GHz SDD21 (Maximum, 3M Sample)

> 6.71 dB/M @ 12.89 GHz 7.04 dB/M @ 14.025 GHz 8.47 dB/M @ 19.00 GHz

[Figure 4.9, "Cable Assembly" \[35\]](#page-42-0) shows a drawing of the reference cable assembly.

Figure 4.9. Cable Assembly

[Figure 4.10, "Internal Cable Construction" \[35\]](#page-42-1) shows how the cable internal connections are constructed.

Figure 4.10. Internal Cable Construction

[Figure 4.11, "Connector Features" \[36\]](#page-43-0) shows the various connector features. A specific cable / connector solution can be created from them. [Figure 4.12, "74 Pin Right Angle Receptacle +](#page-44-0) [Straight Plug Solution" \[37\]](#page-44-0) and [Figure 4.13, "74 Pin Vertical Receptacle + Right Angle Plug](#page-44-1) [Solution" \[37\]](#page-44-1) show two examples.

Figure 4.11. Connector Features

Figure 4.12. 74 Pin Right Angle Receptacle + Straight Plug Solution

Figure 4.13. 74 Pin Vertical Receptacle + Right Angle Plug Solution

Dimensions:

Receptacle width = 23.5mm Plug width = 25.95 mm Mated height = 22.4mm Mated length = 9.24 mm 30AWG diameter = 0.255mm PCB thickness = 1.0mm

PCB thickness = 1.0mm

Part III. 25 Gbit/sec Electrical Channel

This part describes the electrical interface specification for the 25 gbit/sec interface provided by the IBM® POWER9™ processor for POWER9 based OpenPOWER systems. It defines all requirements to allow electrical signaling compatibility with the 25 Gbit/sec ports on the POWER9 microprocessor module. This part identifies requirements on the endpoint PHY and the channel characteristics to ensure electrical compatability.

The endpoint PHY is required to be compatible with the *Optical Internetworking Forum (OIF) CEI 28Gbps SR Specification*. See [Section B.1, "OIF CEI 28Gbps SR Specification" \[58\]](#page-65-1).

If the endpoint PHY is compatible with that specification all the compliance work done to prove compatability applies and the endpoint will interoperate with POWER9.

Details of the POWER9 PHY are provided in [Appendix A, IBM® POWER9™ Specific Informa](#page-60-0)[tion \[53\]](#page-60-0) as a reference for the creation of accurate channel models.

This document will focus on the endpoint PHY specifications. Training will be covered in separate document.

5. Channel Overview

Table of Contents

5.1. High Level Description

The POWER9 25Gigabit port is a short channel chip-to-chip differential interface to provide data links between the POWER9 CPU and various specialized components. For example:

- $CPU \leq > CPU$
- CPU <=> GPU
- CPU <=> FPGA
- $CPU \leq > NIC$

The port / channel design also allows cabled connections. The interface is a striped serial design where each lane is required to perform Clock Data Recovery (CDR) and there is no clock-forwarding.

- Short reach chip-to-chip interface.
	- $-$ -21 dB insertion loss at Nyquist
		- OIF CEI 28G SR allows 15dB module pin to module pin with module loss allocation of 2(3dB). All 25G power designs close at -21dB C4-C4 to allow margin.
	- $-$ Bit Error Rate per lane = 1E-15
	- $-$ ~7 inches of Main planar PCB wiring using Mg6
	- $-$ Up to 2 meters with half-active electrical cabling and \sim 6 inches of MG6 per end.
	- Up to 3 meters with full-active electrical cabling and ~6 inches of MG6 per end.
	- Active optical cables
	- Active Copper cables
- IO Protocol
	- 25.78125Gbit, one speed no negotiation
	- Differential signaling with termination.
	- NRZ
	- Scrambled
	- DC or externally AC coupled. (AC coupling is externally located on the add-in card for TX and RX.)
- Link Configuration: Unidirectional lanes *Upstream* and *Downstream* at equal widths.
- Reference clock: External 156.25 MHz crystal clock distributed on-PCB

The reference clock is always common and forwarded to the endpoint with the possibility of common spread.

In a multi-planar configuration (for example: drawer to drawer) the reference clock is forwarded. Thus making it a common reference clock design as required for OIF CEI compatibility.

5.2. Link Perspective

The channel is constructed from the endpoint PHY, the module package/substrate wiring and C4, the card/planar wiring, connectors, and the Power9 module package/substrate wiring, C4, and socket. From a system perspective the channel is used to establish a communication link between the endpoint logic functions and the Power9 logic functions. This part of the electro-mechanical specification does not concern itself with the following link level information.

Link Power States

Link Power States are defined in link specification.

Power-up Sequence

The PHY requires a sequence of events in order to power-up properly for operation. The power-up sequence of the voltage rails is defined in the electromechanical section. See [Section 3.2, "Power](#page-22-2) [Initialization Timing" \[15\].](#page-22-2)

Training sequence

The OIE CEI 28G SR specfication defines a "thin" PHY which does not include "thick" PHY functions such as: bit-lane repair, deskew, scrambler/descramble, etc. In addition to the "thick" PHY functions, the Link Layer is responsible for the CRC insertion/checking, replay buffers, and link layer retry protocols.

Datalink Layer (DL) and Transaction Layer (TL) layer materials.

This design invokes 64/66 coding and scrambling and framing which are defined in the link specification.

Note

Details about the use of this PHY and channel for OpenCAPI may be found in the OpenCAPI DL Specification

6. Channel Definition

Table of Contents

6.1. Channel requirements

The channel is a description of the end-end link. It consists of C4 bump pads, package including balls, LGA modules, PCB route, connectors, sockets and other such physical media between the driver and receiver. It does not include on-die termination.

This document defines a frequency domain compliance approach (see [Chapter 7, "OIF CEI 28G](#page-57-0) [Compliance" \[50\]](#page-57-0)) that specifies different combinations of frequency domain boundary conditions for compliant channels with the I/O properties defined in this document.

Following the channel compliance criteria of OIF CEI 28G SR will result in acceptable performance.

Note

Complementing the OIF CEI 28G SR compliance criteria with end to end time domain simulation with POWER9 root complex and eco-system endpoints is strongly recommended.

Reference channel models are available at: [https://members.openpowerfoundation.org/](https://members.openpowerfoundation.org/document/dl/453) [document/dl/455.](https://members.openpowerfoundation.org/document/dl/453)

S-Parms are available at: [https://members.openpowerfoundation.org/document/dl/455.](https://members.openpowerfoundation.org/document/dl/455)

IBM Engineering support is available. See [Section A.5, "Contacting IBM for](#page-64-0) [Assistance" \[57\].](#page-64-0)

Table 6.1. Channel Requirements

^a**Moving Average Smoothing:**

The following steps describe in further detail the moving average smoothing to be used.

- 1. Select the size of the window of the moving average to be 51 discrete points. This window would span a 1 GHz range with 20 MHz steps.
- 2. Calculate "moving average" for each frequency point.
	- A. For each discrete frequency point, beginning with the 26th discrete point and ending with the highest_frequency_point_minus_25, find the average of all the values ranging between 25 values before the considered point and 25 values after the considered point.
	- B. For each discrete frequency point between the first and the 25th, find the average of all the values between all the lower frequency points and as many frequency points higher than the considered point,
	- C. For each discrete frequency point between the 25th point to the last and the last, find the average of all the values between all the higher frequency points and as many frequency points lower than the considered point.
- 3. Generate a smoothed curve of the insertion loss using the averages calculated at each frequency point

6.2. Electrical Specifications

6.2.1. Power Supply

Endpoint power supplies that are required are a system design implementation aspect. Since links can be AC coupled the endpoint power supply is not specified. For DC coupled links the VCM must satisfy the root complex VCM range.

6.2.2. External Reference Clock

The external reference clock system design is common clocking with allowed down spread.

Table 6.2. Specification for Reference Clock

6.2.3. CDR PLL

Table 6.3. Specification for CDR PLL

6.2.4. IO Lane

Table 6.4. Electrical Spec: Tx and Rx Termination

6.2.5. Endpoint Transmitter

6.2.5.1. Electrical Output Specification

This section describes the Endpoint Transmitter Electrical Output Specification. This specification is essentially the same as OIF CEI 28G SR and is enumerated in [Table 6.5, "Endpoint Transmitter](#page-52-0) [Electrical Output Specification. " \[45\]](#page-52-0). Key exceptions are identified via italics and highlighted in red.

Table 6.5. Endpoint Transmitter Electrical Output Specification.

NOTES:

1. Load type 0 is AC coupled. The AC coupling caps exist near the endpoint devices

2. The transmitter under test is preset such that C0 is its maximum value (C0_max) and all other coefficients are zero. The 20% and 80% values are of the steady state one and zero. The max value is limited by meeting the transmit launch s12 of 0dB 3. Nominal 85 ohm channels are designed from C4-C4. Endpoint package traces of endpoint module should also be defined to

be 85 ohms. *If the endpoint is 100ohms in the silicon and the package is 100 ohms then regression is required to insure the ILD is acceptable.*

4. Procedure defined below from OIF CEI 28G specification,

6.2.5.2. Endpoint TX Jitter Models

The jitter terms below are specified at the PAD or C4 the chip carrier organic package is considered part of the channel.

Compliance to the TX model is defined by following the direction of the OIF CEI 28G VSR and SR standards.

The TX jitter test methods follow the test methodologies of OIF CEI-28G-SR. [Table 6.6, "Transmit](#page-53-0)[ter Output Jitter Specification for endpoint \(from CEI 28G SR \)" \[46\]](#page-53-0) can be used as the jitter parameters for simulating the the channel. Alternately, the modelling may use the POWER9 TX info found in [Section A.3.2, "POWER9 TX Jitter Terms" \[54\]](#page-61-1) for the transmitter if the endpoint is only intended to connect to Power9.

Table 6.6. Transmitter Output Jitter Specification for endpoint (from CEI 28G SR)

NOTES:

1. T TJ includes all of the jitter components measured without any transmit equalization.

2. Measured with all possible values of transmitter equalization, excluding DDJ as defined in the Section below.

3. included in T_UBHPJ

6.2.6. Endpoint Receiver

6.2.6.1. Electrical Input Specification

This section describes the Endpoint Receiver Electrical Output Specification. This specification is essentially the same as OIF CEI 28G SR and is enumerated in [Table 6.7, " Endpoint Receiver](#page-53-1) [Electrical Input Specification. " \[46\].](#page-53-1) Key exceptions are identified via italics and highlighted in red.

Table 6.7. Endpoint Receiver Electrical Input Specification.

NOTES:

1. The receiver shall have a differential input range sufficient to accept a signal produced at point R by the combined transmitter and channel. The channel response shall include the worst case effects if the return losses at the transmitter and receiver. 2. Load type 0 with min. T_Vdiff, AC-Coupling or floating load. For floating load, input resistance shall be >1 kOhm.

6.2.6.2. Endpoint Receiver Input Jitter Specification.

Table 6.8. Endpoint Receiver Input Jitter Specification.

 $1.$ The receiver shall tolerate the sum of these jitter contributions. Total transmitter jitter from table in TX section ; Sinusoidal jitter as defined in receiver section; The effects if the channel compliant to the Channel Characteristics.

6.2.7. Differential Return Loss for both Transmitter and Receiver

The required Differential return loss curve is the OIF CEI 28G SR specs. The table is recopied below.

The sdd11 and sdd22 are the OIF-CEI-28G compliance curve

6.2.8. Common to differential mode and differential to common mode conversion

The common to differential mode and differential to common mode conversion specifications are intended to limit the amount of unwanted signal energy that is allowed to be generated due to conversion of common mode voltage to differential mode voltage or vice versa. When measured at the respective input test point, common to differential mode or differential to common mode conver-sion shall not exceed the limits illustrated in [Figure 6.2, "SDC11 and SCD11 for module input \(TP1\)](#page-56-0) and host input (TP4a) (for $fb = 28$ GHz)" [49].

[Figure 6.2, "SDC11 and SCD11 for module input \(TP1\) and host input \(TP4a\) \(for fb = 28](#page-56-0) [GHz\)" \[49\]](#page-56-0) is the OIF-CEI-28G compliance curve given by [Section 6.2.8, "Equation Y" \[49\]](#page-56-1).

Figure 6.2. SDC11 and SCD11 for module input (TP1) and host input (TP4a) (for fb = 28 GHz)

Equation Y

SDC11, SCD11 < -22 + 14 $*$ (f / fb) dB for 0.05 < f < fb/2

SDC11, SCD11 < -18 + 6 $*$ (f/fb) dB for fb/2 < f < fb

6.2.9. Common Mode Noise

The Common Mode Noise is measured in compliance with CEI 28G SR

7. OIF CEI 28G Compliance

Table of Contents

7.1. Approach

The range of channel designs encountered when interfacing to the Power9_25Gigabit PHY are expected to deviate somewhat from the Industry Standard Specs of OIF CEI 28G VSR and OIF CEI 28G SR. These channels will be greater in loss then the Industry Standard Spec of OIF CEI 28G VSR and less in loss than OIF CEI 28G SR. All compliance testing done for OIF CEI 28G SR is directly applicable and does not need to be repeated. If the endpoint PHY is SR compliant the endpoint PHY most likely has more RX equalization then would be optimal but should be adequate. The rational is as follows:

- The channel loss C4 to C4 is specified at 21 dB.
- The OIF CEI 28G VSR specifies the loss at 10dB module-module.
- If a token 3 dB per endpoint (module to c4) is assumed then the equivalent VSR C4 to C4 result would be 16dB. A loss of 16dB is typically CTLE equalizable.
- Assuming SR wire length adds another 5 dB if you use the same token 3dB per end giving the resultant to be 21dB.

Note

To ensure operating margin the endpoint IP provider is strongly suggested to simulate the full channel model in their simulator of choice.

Reference channel models are available at: [https://members.openpowerfoundation.org/](https://members.openpowerfoundation.org/document/dl/453) [document/dl/453.](https://members.openpowerfoundation.org/document/dl/453)

S-Parms are available at: [https://members.openpowerfoundation.org/document/dl/455.](https://members.openpowerfoundation.org/document/dl/455)

IBM Engineering support is available. See [Section A.5, "Contacting IBM for](#page-64-0) [Assistance" \[57\].](#page-64-0)

7.2. Data Dependent Jitter (DDJ) measurement from CEI 28G SR

A high-resolution oscilloscope, time interval analyzer, or other instrument with equivalent capability may be used to measure DDJ. Establish a crossing level equal to the average value of the entire waveform being measured.

Synchronize the instrument to the pattern repetition frequency and average the waveforms or the crossing times sufficiently to remove the effects of random jitter and noise in the system. The mean time of each crossing is then compared to the expected time of the crossing, and a set of timing variations is determined. DDJ is the range (max-min) of the timing variations. Keep track of the signs (early/late) of the variations. Note, it may be convenient to align the expected time of one of the crossings with the measured mean crossing. All edges of the repeating pattern that have been averaged need to be included in the measurement.

[Figure 7.1, "DDJ Measurement Method" \[51\]](#page-58-1) below illustrates the method. The vertical axis is in arbitrary units, and the horizontal axis is plotted in UI. The waveform is AC coupled to an average value of 0, therefore 0 is the appropriate crossing level. The rectangular waveform shows the expected crossing times, and the other is the waveform with jitter that is being measured. Only 16 UI are shown in this example. The waveforms have been arbitrarily aligned with (delta t2 = 0) at 5 UI.

Figure 7.1. DDJ Measurement Method

DDJ = $max(\Delta t_1, \Delta t_2, \dots \Delta t_n) - min(\Delta t_1, \Delta t_2, \dots \Delta t_n)$

7.3. Endpoint compliance TX jitter models for channel simulation

A TX model for compliance will be formulated as follows:

CEI TX Jitter Interactions

The jitter terms below are specified at the PAD or C4 the chip carrier organic package is considered part of the channel.

Using the Dual Dirac jitter model^[1], total jitter (TJ) is given by Eq. (1)

$$
T_{TJ}=T_{DCD}+T_{DDJ}+2Q\left(BER\right)\sqrt{\sigma_{RJ}^2+\sigma_{BUJ}^2}
$$

where Q (BER) is Q-factor, both RJ and BUJ are assumed as Gaussians down to 1e-15 probability; σ_{RJ} and σ_{BUJ} are rms values for RJ and BUJ respectively. We could rewrite Eq (1) in terms of pk-pk values of RJ and BUJ as the following Eq (2)

$$
T_{TJ} = T_{DCD} + T_{DDJ} + \sqrt{T_{RJ}^2 + T_{BUJ}^2}
$$

For CEI^[2], we have T_{DCD} =0.035 UI, T_{RJ} = 0.15 UI, T_{BUJ}= 0.15 UI, T_{TJ} =0.28 UI, and with Eq. (2), we $get T_{DD,1} = 0.0329$ UI.

By specifying the upper bounds of T_{DCD} , T_{RJ} , T_{BUJ} , T_{TJ} , it implicitly specifies the upper limit for DDJ, as such all the jitter components are bounded and limited.

7.4. Receiver Compliance

This section is taken from section 2.5.4 in the OIF_CEI_28G_SR specification. All references are to the OIF_CEI_28G-SR specification and the reader is refered to that specification for further details.

The following steps shall be made to identify whether a receiver is considered compliant.

- 1. The DUT shall be measured to have a BER1 better than specified for a stressed signal (see Appendix 2.E.4.2 for a suggested method) with a confidence level of three sigma (see Appendix 2.F.2. for a suggested method) given
	- for non-transparent applications, the defined sinusoidal jitter mask for relative and total wander as per Annex 2.A.1 and Annex 2.A.2, with a high frequency total/relative wander and a maximum total/relative wander as defined in the Implementation Agreement
	- for transparent application, the defined appropriate sinusoidal jitter mask for the specific optical standard
	- the high frequency jitter should be calibrated by either:
		- applying the maximum specified amount of receiver High Probability Jitter and Gaussian jitter2 including CBHPJ

or

- applying the maximum specified amount of receiver High Probability Jitter and Gaussian jitter3 excluding CBHPJ
- cascading with a compliance channel or filter as identified by 2.5.2.
- applying an additive crosstalk signal of amplitude such that the resulting statistical eye, given the channel, jitter and crosstalk, is as close as feasible in amplitude when compared to the defined minimum amplitude for channel compliance

Appendix A. IBM® POWER9™ Specific Information

A.1. Global Parameters

Table A.1. Global Parameters

A.2. IBM POWER9 Nominal Estimated Power Dissipation

The power budget breakdown at 25 Gbps for some of the major blocks within a IOLANE are shown below. Numbers reported below for some of the shared blocks outside of the IOLane, such as the PLL, are amortized, per lane values. The overall link efficiency is targeted around 5-6 pJ/b at 25 Gbps (1Tx + 1Rx + PLL). The PLL amortized over 24 lanes in the POWER9 Processor.

A.3. POWER9 Transmitter

A.3.1. Electrical Spec: POWER9 Tx

Table A.2. Electrical Spec: POWER9Tx

A.3.2. POWER9 TX Jitter Terms

The jitter terms are specified at the PAD or C4 the chip carrier organic package is considered part of the channel.

Note

Jitter terms for inclusion in channel sims for POWER9 can be provided.

POWER9 TX silicon S-parameter models are available upon request.

See [Section A.5, "Contacting IBM for Assistance" \[57\].](#page-64-0)

A.3.3. POWER9 TX SST termination picture excluding Tcoils and ESD affects

Figure A.1. POWER9 TX SST termination picture excluding Tcoils and ESD affects added to the RX above

Vio-GND

GND-Vio

A.4. POWER9 Receiver

A.4.1. Electrical Spec: Rx

Below is the characteristics of the POWER9 Rx design this does not preclude other equalization method of choice.

The design must be able to equalize the channel without a back channel to TX EQ like PCI-G3/G4 and the POWER9 TX will only have a pre-cursor.

Table A.3. Rx Electrical Spec

A.4.2. POWER9 RX jitter terms

The jitter terms are specified at the PAD or C4 the chip carrier organic package is considered part of the channel.

Note

Jitter terms for inclusion in channel sims for POWER9 can be provided.

RX silicon S-parameter models are available upon request inclusive of CTLE variances (many S paramters)

See [Section A.5, "Contacting IBM for Assistance" \[57\].](#page-64-0)

A.4.3. POWER9 Rx termination picture excluding Tcoils and ESD affects.

For AC coupling we have a Vcc/2 bias method and the OpenCAOI protocol has 64/66 coding for clock compensation and scrambling to limit baseline wander.For AC coupling we have a Vcc/2 bias method and the OpenCAPI protocol has 64/66 coding for clock compensation and scrambling to limit baseline wander.

Figure A.2. POWER9 Rx termination picture excluding Tcoils and ESD affects.

A.4.4. POWER9 RX CTLE+LFEQ suite of curve in S parameter form

Figure A.3. POWER9 RX CTLE+LFEQ suite of curve in S parameter form

A.5. Contacting IBM for Assistance

Support for developers within the OpenPOWER ecosystem may be obtained from IBM. Information is available on the IBM Portal for OpenPOWER [https://www-335.ibm.com/systems/power/openpow](https://www-335.ibm.com/systems/power/openpower/)[er/](https://www-335.ibm.com/systems/power/openpower/).

To email IBM Support for OpenPOWER: <openpower@us.ibm.com>

Appendix B. References

B.1. OIF CEI 28Gbps SR Specification

The OIF CEI 28Gbps SR Specification was referenced in this specification document and in some cases copied. To include the OIF content in this document, the following notices are required.

2014© Optical Internetworking Forum

This document and translations of it may be copied and furnished to others, and derivative works that comment on or otherwise explain it or assist in its implementation may be prepared, copied, published and distributed, in whole or in part, without restriction other than the following, (1) the above copyright notice and this paragraph must be included on all such copies and derivative works, and (2) this document itself may not be modified in any way, such as by removing the copyright notice or references to the OIF, except as needed for the purpose of developing OIF Implementation Agreements.

Appendix C. OpenPOWER Foundation overview

The OpenPOWER Foundation was founded in 2013 as an open technical membership organization that will enable data centers to rethink their approach to technology. Member companies are enabled to customize POWER CPU processors and system platforms for optimization and innovation for their business needs. These innovations include custom systems for large or warehouse scale data centers, workload acceleration through GPU, FPGA or advanced I/O, platform optimization for SW appliances, or advanced hardware technology exploitation. OpenPOWER members are actively pursing all of these innovations and more and welcome all parties to join in moving the state of the art of OpenPOWER systems design forward.

To learn more about the OpenPOWER Foundation, visit the organization website at openpowerfoundation.org.

C.1. Foundation documentation

Key foundation documents include:

- *[Bylaws of OpenPOWER Foundation](https://members.openpowerfoundation.org/document/dl/635)*
- *[OpenPOWER Foundation Intellectual Property Rights \(IPR\) Policy](https://members.openpowerfoundation.org/document/dl/596)*
- *[OpenPOWER Foundation Membership Agreement](https://members.openpowerfoundation.org/document/dl/595)*
- *[OpenPOWER Anti-Trust Guidelines](https://members.openpowerfoundation.org/document/dl/498)*

More information about the foundation governance can be found at [openpowerfoundation.org/about](http://openpowerfoundation.org/about-us/governance/)[us/governance.](http://openpowerfoundation.org/about-us/governance/)

C.2. Technical resources

Development resouces fall into the following general categories:

- [Foundation work groups](http://openpowerfoundation.org/technical/working-groups/)
- [Remote development environments \(VMs\)](http://openpowerfoundation.org/technical/technical-resources/development-environmentvm/)
- [Development systems](http://openpowerfoundation.org/technical/technical-resources/development-systems/)
- **[Technical specifications](http://openpowerfoundation.org/technical/technical-resources/technical-specifications/)**
- **[Software](http://openpowerfoundation.org/technical/technical-resources/software/)**
- [Developer tools](http://openpowerfoundation.org/technical/technical-resources/openpower-developer-tools/)

The complete list of technical resources are maintained on the foundation [Technical Resources](http://openpowerfoundation.org/technical/) web page.

C.3. Contact the foundation

To learn more about the OpenPOWER Foundation, please use the following contact points:

- General information -- <info@openpowerfoundation.org>
- Membership -- <membership@openpowerfoundation.org>
- Technical Work Groups and projects -- <tsc-chair@openpowerfoundation.org>
- Events and other activities -- <admin@openpowerfoundation.org>
- Press/Analysts -- <press@openpowerfoundation.org>

More contact information can be found at openpowerfoundation.org/get-involved/contact-us.