Skip to content
View Naminar's full-sized avatar
  • MIPT
  • Dolgoprudny, Russia
  • 03:42 (UTC +03:00)

Block or report Naminar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

GoodbyeDPI — Deep Packet Inspection circumvention utility (for Windows)

C 23,872 1,727 Updated Sep 23, 2024

Учебное пособие по защите информации кафедры радиотехники и систем управления МФТИ

TeX 437 210 Updated Oct 11, 2022

A brazen two-column theme for Jekyll.

CSS 3,656 3,958 Updated Jul 3, 2024
HTML 3 Updated Jul 9, 2024

Miyaguchi-Preneel hash function

Python 8 1 Updated Mar 17, 2023

A minimal, responsive, and feature-rich Jekyll theme for technical writing.

HTML 1 Updated Sep 27, 2024

A minimal, responsive, and feature-rich Jekyll theme for technical writing.

HTML 1 Updated Sep 8, 2024

A minimal, responsive, and feature-rich Jekyll theme for technical writing.

HTML 5 1 Updated Sep 26, 2024

A blog where I write stuffs in order to understand them better.

SCSS 11 5 Updated Aug 11, 2024

Manage your app's Ruby environment

Shell 16,059 1,391 Updated Aug 27, 2024

Minima is a one-size-fits-all Jekyll theme for writers.

SCSS 3,401 3,617 Updated Sep 27, 2024

A minimal, responsive, and feature-rich Jekyll theme for technical writing.

HTML 7,244 5,694 Updated Sep 30, 2024

Personal webpage repo hosted on github.io

HTML 5 Updated Feb 26, 2023

A list of cool features of Git and GitHub.

47,715 5,268 Updated Apr 15, 2024

This Verilog module simulates a Translation Lookaside Buffer using speculation to aide in virtualization address translation.

Verilog 2 1 Updated Dec 9, 2019

A repository of gate-level simulators and tools for the original Game Boy.

C++ 1,113 36 Updated Feb 14, 2024

A C++ to Verilog translation tool with some basic guarantees that your code will work.

C++ 161 13 Updated Aug 10, 2024

Verilog SDRAM memory controller

Verilog 299 93 Updated May 13, 2017

A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs

Verilog 60 10 Updated Dec 1, 2022

This repo has some usefull links to websites for topics, please fork add and generate a pull-request to join the party

64 13 Updated Mar 12, 2024

Two Level Cache Controller implementation in Verilog HDL

Verilog 31 6 Updated Jul 9, 2020

Building a modern alternative to Salesforce, powered by the community.

TypeScript 15,976 1,779 Updated Sep 30, 2024

Python HTML parser for cambridge dictionary

Python 23 1 Updated Apr 12, 2023

MIPT physics lab reports

Jupyter Notebook 207 172 Updated Aug 4, 2024

My GitHub Page

1 Updated Nov 4, 2023

Intel PMU profiling tools

Python 1 Updated Mar 10, 2022

Materials for the "Computer Architecture and Operating Systems" course taught at Faculty of Computer Science of Higher School of Economics

Assembly 1 Updated Sep 19, 2022

📊 An infographics generator with 30+ plugins and 300+ options to display stats about your GitHub account and render them as SVG, Markdown, PDF or JSON!

JavaScript 13,531 1,679 Updated Sep 29, 2024

Assembly language printf() implementation

Assembly 2 Updated Mar 18, 2022
Next