I may be slow to respond.
Block or Report
Block or report sekzerd
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseLists (9)
Sort Name ascending (A-Z)
Language: Verilog
All languages
C
C#
C++
CMake
CSS
Dart
Emacs Lisp
Go
HTML
Java
JavaScript
Kotlin
LLVM
Makefile
PHP
Python
QML
Rust
SCSS
Scala
Shell
SystemVerilog
TypeScript
Verilog
Vim Script
Vue
Zig
Nothing to show
Sort by: Most stars
Starred repositories
1
star
written in Verilog
Clear filter
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!